

June 1995

DESCRIPTION


The SSI 73K224L is a highly integrated single-chip modem IC which provides the functions needed to construct a V.22bis compatible modern, capable of 2400 bit/s full-duplex operation over dial-up lines. The SSI 73K224L offers excellent performance and a high level of functional integration in a single 28-pin DIP. This device supports V.22bis, V.22, V.21, Bell 212A and Bell 103 modes of operation, allowing both synchronous and asynchronous communication. The SSI 73K224L is designed to appear to the systems designer as a microprocessor peripheral, and will easily interface with popular single-chip microprocessors (80C51 typical) for control of modem functions through its 8-bit multiplexed address/data bus or via an optional serial control bus. An ALE control line simplifies address demultiplexing. Data communications normally occur through a separate serial port. The SSI 73K224L is pin and software compatible with the SSI 73K212L and SSI 73K222L single-chip modem ICs, allowing system upgrades with a single component change.

The SSI 73K224L operates from a single +5V supply for low power consumption.

The SSI 73K224L is ideal for use in either free-standing or integral system modern products where full-duplex (continued)

FEATURES

- One-chip multi-mode V.22bis/V.22/V.21 and Bell 212A/103 compatible modem data pump
- FSK (300 bit/s), DPSK (600, 1200 bit/s), or QAM (2400 bit/s) encoding
- Pin and software compatible with other SSI K-Series 1-chip moderns
- Interfaces directly with standard microprocessors (8048, 80C51 typical)
- Parallel microprocessor bus for control with a wide range of package options
- Selectable asynch/synch with internal buffer/ debuffer and scrambler/descrambler functions
- All synchronous and asynchronous operating modes (internal, external, slave)
- Adaptive equalization for optimum performance over all lines
- Programmable transmit attenuation (16 dB, 1 dB steps), selectable receive boost (+18 dB)
- Call progress, carrier, answer tone, unscrambled mark, S1, and signal quality monitors
- DTMF, answer and guard tone generators
- Test modes available: ALB, DL, RDL, Mark, Space, Alternating bit, S1 pattern
- CMOS technology for low power consumption (typically 100 mW @ 5V) with power-down mode (15 mW @ 5V)
- TTL and CMOS compatible inputs and outputs



| 8253965 0013601 608 **||**

DESCRIPTION (continued)

2400 bit/s data communications over the 2-wire switched telephone network is desired. Its high functionality, low power consumption, and efficient packaging simplify design requirements and increase system reliability.

The SSI 73K224L is designed to be a complete V.22bis compatible modem on a chip. The complete modem requires only the addition of the phone line interface, a control microprocessor, and RS-232 level converter for a typical system. Many functions were included to simplify implementation of typical modern designs. In addition to the basic 2400 bit/s QAM, 600/1200 bit/s DPSK and 300 bit/s FSK modulator/demodulator sections, the device also includes SYNCH/ASYNCH converters, scrambler/descrambler, call progress tone detect, DTMF tone generator capabilities and handshake pattern detectors. V.22bis, V.22, V.21 and Bell 212A/103 modes are supported (synchronous and asynchronous) and test modes are provided for diagnostics. Most functions are selectable as options and logical defaults are provided.

OPERATION

QAM MODULATOR/DEMODULATOR

The SSI 73K224L encodes incoming data into quadbits represented by 16 possible signal points with specific phase and amplitude levels. The baseband signal is then filtered to reduce intersymbol interference on the bandlimited telephone network. The modulator transmits this encoded data using either a 1200 Hz (originate mode) or 2400 Hz (answer mode) carrier. The demodulator, although more complex, essentially reverses this procedure while also recovering the data clock from the incoming signal. Adaptive equalization corrects for varying line conditions by automatically changing filter parameters to compensate for line characteristics.

DPSK MODULATOR/DEMODULATOR

The SSI 73K224L modulates a serial bit stream into di-bit pairs that are represented by four possible phase shifts as prescribed by the Bell 212A/V.22 standards. The base-band signal is then filtered to reduce intersymbol interference on the bandlimited 2-wire PSTN line. Transmission occurs on either a 1200 Hz (origi-

nate mode) or 2400 Hz carrier (answer mode). Demodulation is the reverse of the modulation process, with the incoming analog signal eventually decoded into di-bits and converted back to a serial bit stream. The demodulator also recovers the clock which was encoded into the analog signal during modulation. Demodulation occurs using either a 1200 Hz carrier (answer mode or ALB originate mode) or a 2400 Hz carrier (originate mode or ALB answer mode). Adaptive equalization is also used in DPSK modes for optimum operation with varying line conditions.

FSK MODULATOR/DEMODULATOR

The FSK modulator produces a frequency modulated analog output signal using two discrete frequencies to represent the binary data. The Bell 103 standard frequencies of 1270 and 1070 Hz (originate mark and space) and 2225 and 2025 Hz (answer mark and space) are used when this mode is selected. V.21 mode uses 980 and 1180 Hz (originate, mark and space) or 1650 and 1850 Hz (answer, mark and space). Demodulation involves detecting the received frequencies and decoding them into the appropriate binary value. The rate converter and scrambler/descrambler are automatically bypassed in the FSK modes.

PASSBAND FILTERS AND EQUALIZERS

High and low band filters are included to shape the amplitude and phase response of the transmit and receive signals and provide compromise delay equalization and rejection of out-of-band signals. Amplitude and phase equalization are necessary to compensate for distortion of the transmission line and to reduce intersymbol interference in the bandlimited receive signal. The transmit signal filtering corresponds to a 75% square root of raised Cosine frequency response characteristic.

ASYNCHRONOUS MODE

The Asynchronous mode is used for communication with asynchronous terminals which may communicate at 600,1200, or 2400 bit/s +1%, -2.5% even though the modem's output is limited to the nominal bit rate ±.01% in DPSK and QAM modes. When transmitting in this mode the serial data on the TXD input is passed through a rate converter which inserts or deletes stop bits in the serial bit stream in order to output a signal that is the nominal bit rate ±.01%. This signal is then

2

8253965 0013602 544

routed to a data scrambler and into the analog modulator where quad-bit/di-bit encoding results in the output signal. Both the rate converter and scrambler can be bypassed for handshaking, and synchronous operation as selected. Received data is processed in a similar fashion except that the rate converter now acts to reinsert any deleted stop bits and output data to the terminal at no greater than the bit rate plus 1%. An incoming break signal (low through two characters) will be passed through without incorrectly inserting a stop bit.

The SYNC/ASYNC converter also has an extended Overspeed mode which allows selection of an output overspeed range of either +1% or +2.3%. In the extended Overspeed mode, stop bits are output at 7/8 the normal width.

Both the SYNC/ASYNC rate converter and the data descrambler are automatically bypassed in the FSK modes.

SYNCHRONOUS MODE

Synchronous operation is possible only in the QAM or DPSK modes. Operation is similar to that of the Asynchronous mode except that data must be synchronized to a provided clock and no variation in data transfer rate is allowable. Serial input data appearing at TXD must be valid on the rising edge of TXCLK.

TXCLK is an internally derived 1200 or 2400 Hz signal in Internal mode and is connected internally to the RXCLK pin in Slave mode. Receive data at the RXD pin is clocked out on the falling edge of RXCLK. The asynch/synch converter is bypassed when Synchronous mode is selected and data is transmitted at the same rate as it is input.

PARALLEL BUS INTERFACE

Eight 8-bit registers are provided for control, option select, and status monitoring. These registers are addressed with the AD0, AD1, and AD2 multiplexed address lines (latched by ALE) and appear to a control microprocessor as seven consecutive memory locations. Six control registers are read/write memory. The detect and ID registers are read only and cannot be modified except by modem response to monitored parameters.

SERIAL CONTROL INTERFACE

The serial Command mode allows access to the SSI 73K224 control and status registers via a serial control port. In this mode the A0, A1, and A2 lines provide register addresses for data passed through the DATA pin under control of the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ lines. A read operation is initiated when the $\overline{\text{RD}}$ line is taken low. The next eight cycles of EXCLK will then transfer out eight bits of the selected addresss location LSB first. A write takes place by shifting in eight bits of data LSB first for eight consectuive cycles of EXCLK. $\overline{\text{WR}}$ is then pulsed low and data transfer into the selected register occurs on the rising edge of $\overline{\text{WR}}$.

DTMF GENERATOR

The DTMF generator controls the sending of the sixteen standard DTMF tone pairs. The tone pair sent is determined by selecting TRANSMIT DTMF (bit D4) and the 4 DTMF bits (D0-D3) of the TONE register. Transmission of DTMF tones from TXA is gated by the TRANSMIT ENABLE bit of CR0 (bit D1) as with all other analog signals.

PIN DESCRIPTION

POWER

NAME	TYPE	DESCRIPTION
GND	ı	System Ground.
VDD	1	Power supply input, 5V -5% +10%. Bypass with 0.22 μ F and 22 μ F capacitors to GND.
VREF	0	An internally generated reference voltage. Bypass with 0.22 μF capacitor to GND.
ISET	l	Chip current reference. Sets bias current for op-amps. The chip current is set by connecting this pin to VDD through a 2 M Ω resistor. Iset should be bypassed to GND with a 0.22 μ F capacitor.

PARALLEL MICROPROCESSOR INTERFACE

ALE	ı	Address latch enable. The falling edge of ALE latches the address on AD0-AD2 and the chip select on $\overline{\text{CS}}$.
AD0- AD7	I/O / Tristate	Address/data bus. These bidirectional tri-state multi-plexed lines carry information to and from the internal registers.
CS		Chip select. A low on this pin allows a read cycle or a write cycle to occur. AD0-AD7 will not be driven and no registers will be written if $\overline{\text{CS}}$ (latched) is not active. $\overline{\text{CS}}$ is latched on the falling edge of ALE.
CLK	0	Output clock. This pin is selectable under processor control to be either the crystal frequency (for use as a processor clock) or 16 x the data rate for use as a baud rate clock in QAM/DPSK modes only. The pin defaults to the crystal frequency on reset.
ĪNT	0	Interrupt. This open drain weak pullup, output signal is used to inform the processor that a detect flag has occurred. The processor must then read the detect register to determine which detect triggered the interrupt. INT will stay active until the processor reads the detect register or does a full reset.
RD	-	Read. A low requests a read of the SSI 73K224L internal registers. Data cannot be output unless both $\overline{\text{RD}}$ and the latched $\overline{\text{CS}}$ are active or low.
RESET	I	Reset. An active high signal on this pin will put the chip into an inactive state. All control register bits (CR0, CR1, CR2, CR3, Tone) will be reset. The output of the CLK pin will be set to the crystal frequency. An internal pull down resistor permits power on reset using a capacitor to VDD.
WR	l	Write. A low on this informs the SSI73K224L that data is available on AD0-AD7 for writing into an internal register. Data is latched on the rising edge of $\overline{\text{WR}}$. No data is written unless both $\overline{\text{WR}}$ and the latched $\overline{\text{CS}}$ are active (low).

Note: The serial control mode is provided in the parallel versions by tying ALE high and $\overline{\text{CS}}$ low. In this configuration AD7 becomes DATA and AD0, AD1 and AD2 become A0, A1 and A2, respectively.

DTE USER INTERFACE

NAME	TYPE	DESCRIPTION
EXCLK	_	External Clock. This signal is used in synchronous transmission when the external timing option has been selected. In the external timing mode the rising edge of EXCLK is used to strobe synchronous transmit data available on the TXD pin. Also used for serial control interface.
RXCLK	O/Tristate	Receive Clock. Tri-stateable. The falling edge of this clock output is coincident with the transitions in the serial received data output. The rising edge of RXCLK can be used to latch QAM or DPSK valid output data. RXCLK will be active as long as a carrier is present.
RXD	O / Weak Pull-up	Received Digital Data Output. Serial receive data is available on this pin. The data is always valid on the rising edge of RXCLK when in synchronous mode. RXD will output constant marks if no carrier is detected.
TXCLK	O/Tristate	Transmit Clock. Tri-stateable. This signal is used in synchronous transmission to latch serial input data on the TXD pin. Data must be provided so that valid data is available on the rising edge of the TXCLK. The transmit clock is derived from different sources depending upon the synchronization mode selection. In Internal Mode the clock is generated internally. In External Mode TXCLK is phase locked to the EXCLK pin. In Slave Mode TXCLK is phase locked to the RXCLK pin. TXCLK is always active.
TXD		Transmit Digital Data Input. Serial data for transmission is input on this pin. In synchronous modes, the data must be valid on the rising edge of the TXCLK clock. In asynchronous modes (2400/1200/600 bit/s or 300 baud) no clocking is necessary. DPSK data must be +1%, -2.5% or +2.3%, -2.5 % in extended overspeed mode.

ANALOG INTERFACE AND OSCILLATOR

RXA	1	Received modulated analog signal input from the phone line.
TXA	0	Transmit analog output to the phone line.
XTL1 XTL2	I I/O	These pins are for the internal crystal oscillator requiring a 11.0592 MHz parallel mode crystal. Two capacitors from these pins to ground are also required for proper crystal operation. Consult crystal manufacturer for proper
		values. XTL2 can also be driven from an external clock.

PIN DESCRIPTION (continued)

SERIAL MICROPROCESSOR INTERFACE

NAME	TYPE	DESCRIPTION
A0-A2	I	Register Address Selection. These lines carry register addresses and should be valid during any read or write operation.
DATA	1/0	Serial Control Data. Data for a read/write operation is clocked in or out on the falling edge of the EXCLK pin. The direction of data flow is controlled by the RD pin. RD low outputs data. RD high inputs data.
RD		Read. A low on this input informs the SSI 73K322L that data or status information is being read by the processor. The falling edge of the $\overline{\text{RD}}$ signal will initiate a read from the addresses register. The $\overline{\text{RD}}$ signal must continue for eight falling edges of EXCLK in order to read all eight bits of the referenced register. Read data is provided LSB first. Data will not be output unless the $\overline{\text{RD}}$ signal is active.
WR	1	Write. A low on this input informs the SSI 73K322L that data or status information has been shifted in through the DATA pin and is available for writing to an internal register. The normal procedure for a write is to shift in data LSB first on the DATA pin for eight consecutive falling edges of EXCLK and then to pulse $\overline{\rm WR}$ low. Data is written on the rising edge of $\overline{\rm WR}$.

Note: In the serial, 22-pin version, the pins AD0-AD7, ALE and \overline{CS} are removed and replaced with the pins; A0, A1, A2, DATA, and an unconnected pin. Also, the \overline{RD} and \overline{WR} controls are used differently.

REGISTER DESCRIPTIONS

Eight 8-bit internal registers are accessible for control and status monitoring. The registers are accessed in read or write operations by addressing the A0, A1 and A2 address lines in serial mode, or the AD0, AD1 and AD2 lines in parallel mode. The address lines are latched by ALE. Register CR0 controls the method by which data is transferred over the phone line. CR1 controls the interface between the microprocessor and

the SSI 73K224L internal state. DR is a detect register which provides an indication of monitored modem status conditions. TR, the tone control register, controls the DTMF generator, answer and guard tones and RXD output gate used in the modem initial connect sequence. CR2 is the primary DSP control interface and CR3 controls transmit attenuation and receive gain adjustments. All registers are read/write except for DR and ID which are read only. Register control and status bits are identified below:


REGISTER BIT SUMMARY

		ADDRESS				DATA BIT	NUMBER			
REGISTE	R	AD - A0	D7	D6	D6	D4	D3	D2	ы	D0
CONTROL REGISTER 0	CR0	000	MODULATION OPTION	MODULATION TYPE 1	MODULATION TYPE 0	TRANSMIT MODE 2	TRANSMIT MODE 1	TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE
CONTROL REGISTER 1	CRH	001	TRANSMIT PATTERN 1	TRANSMIT PATTERN 0	ENABLE DETECT INTERRUPT	BYPASS SCRAMBLER	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0
DETECT REGISTER	DR	010	RECEIVE LEVEL	PATTERN 81 DET	RECEIVE DATA	UNSCR. MARK DETECT	CARRIER DETECT	SPECIAL TONE DETECT	CALL PROGRESS DETECT	SIGNAL QUALITY
TONE CONTROL REGISTER	TR	011	RXD OUTPUT CONTROL	TRANSMIT QUARD TONE	TRANSMIT ANSWER TONE	TRANSMIT DTMF	DTMF3	DTMF2/ 4W/FDX	DTMF1/ EXTENDED OVERSPEED	DTMF0/QUARD/ ANSWER
CONTROL REGISTER 2	CR2	100	0	SPECIAL REGISTER ACCESS	CALL INITIALIZE	TRANSMIT 81	16 WAY	RESET DSP	TRAIN INHIBIT	EQUALIZER ENABLE
CONTROL REGISTER 3	CR3	101	TXDALT	TRISTATE TX/RXCLK	0	RECEIVE GAIN BOOST	TRANSMIT ATTEN, 3	TRANSMIT ATTEN. 2	TRANSMIT ATTEN. 1	TRANSMIT ATTEN. 0
SPECIAL REGISTER	SR	101	0	TX BAUD CLOCK	RX UNSCR. DATA	0	TXD SOURCE	SQ SELECT 1	SQ SELECT 0	O
ID REGISTER	Ð	110	ID	ID	ID	ID	x	х	х	1

NOTE: When a register containing reserved control bits is written into, the reserved bits must be programmed as 0's.

X = Undefined, mask in software

REGISTER ADDRESS TABLE



8

CONTROL REGISTER 0

	D7	,	D6	D	5		D4	D3	D2	D1	D0				
CR0 000	MODI OPTI		MODUL. TYPE 1	-	MODUL. TRANSA TYPE 0 MODE				TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE				
BIT N	Ю.		NAME	С	OND	ITIC	N	DESCRIPTION							
D0			Answer/ Originate		0)		Selects answer mode (transmit in high band, receive in low band).							
					1			Selects origi in high band		ansmit in low	band, receive				
D1		Transmit)		Disables trar	nsmit output a	at TXA.					
			Enable		1	l			smit output a						
									mit Enable r Answer Tone		to 1 to allow				
				D5	D4	D3	D2								
D5, D D3, D		Transmit Mode		O	0	0	0	Selects powers	er down model I interface.	e. All function	s disabled				
				0	0	0	1	internally de input data ap edge of TXC	al synchronous mode. In this mode TXCLK is ar ally derived 600,1200 or 2400 Hz signal. Seria lata appearing at TXD must be valid on the rising of TXCLK. Receive data is clocked out of RXD or ling edge of RXCLK.						
										0	0	1	0	internal sync nally to EXC	chronous, but
				0	0	1	1	synchronous		ration as other ted internally to					
				0	1	0	0		chronous mo ts, 1 stop bit).		aracter (1 start				
		:		0	1	0	1		chronous mo ts, 1 stop bit)		aracter (1 start				
				0	1	1	0		chronous mo ts, 1 stop bit)		aracter (1 start				
				0	1	1	1		chronous mo ts, Parity and		naracter (1 start p bits).				
				1	Х	0	0	Selects FSK	operation.						
D6,D5	5	NA	lodulation		D6 D5			QAM	-						
		, ,	Type	-	0	0		DPSK		****					
		· ·		-	0 0			FSK							
L								101							

9

■ 8253965 0013609 9T9 **■**

CONTROL REGISTER 0 (continued)

	D7	D7 D6		D5	D4	D3	D2	D1	D0		
CR0 000	1		MODUL. TYPE 1	MODUL. TYPE 0	TRANSMII MODE 2	TRANSMIT MODE 1	TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE		
BIT N	BIT NO. NAM			COND	ITION	DESCRIPTION					
D7	D7 Modulation Option				0		QAM selects 2400 bit/s. DPSK selects 1200 bit/s. FSK selects 103 mode.				
					1	DPSK selects 600 bit/s. FSK selects V.21 mode.					

CONTROL REGISTER 1

		D7	1	D6	D5	D4	D3	D2	D1	D0				
CR1 001			TTERN PAT		ENABLE DETECT INT.	BYPASS SCRAMB	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0				
BIT NO	Э.	NAM	E	CONI	DITION	DESCRIPTION								
D1, D0		D1 D0 Test Mode 0 0				Selects no	ormal operatir	ng mode.						
				0	1	Analog loopback mode. Loops the transmitted a signal back to the receiver, and causes the receives the same carrier frequency as the transmit squelch the TXA pin, TRANSMIT ENABLE bit as Tone Reg bit D2 must be low.			eceiver to mitter. To					
									0	looped ba	emote digital ack to transm a mark. Data	it data inte	ernally, an	
				1	1	Selects local digital loopback. Internally loops TXD back to RXD and continues to transmit data carrrier at TXA pin.								
D2		Rese	et		0	Selects normal operation.								
			1	Resets modem to power down state. All control register bits (CR0, CR1, CR2, CR3 and Tone) are reset to zero except CR3 bit D2. The output of the clock pin will be set to the crystal frequency.										
D3		Clock Control 0		0	Selects 1	1.0592 MHz c	rystal echo	output at	CLK pin.					
					1	Selects 16 X the data rate, output at CLK pin in DPSK/QAM modes only.								

CONTROL REGISTER 1 (continued)

	D7		D6	D5	D4	D3	D2	D1	D0		
CR1 001						ENABLE DETECT INT.	BYPASS SCRAMB	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0
BIT NO). N	IAME	CONI	DITION	DESCRIP	TION					
D4		ypass ambler		0		ormal operatio rough scramb		nd QAM d	ata is		
				1		crambler Byp uted around s					
D5	1	le Detect terrupt		0	Disables interrupt at INT pin. All interrupts are normally disabled in power down mode.						
				1	Enables INT output. An interrupt will be generated with a change in status of DR bits D1-D4 and D6. The answer tone and call progress detect interrupts are masked when the TX enable bit is set. Carrier detect is masked when TX DTMF is activated. All interrupts will be disabled if the device is in power down mode.						
			D7	D6							
D7, D6	i i	ansmit attern	0	0	Selects normal data transmission as controlled by the state of the TXD pin.						
	0 1 Selects an alternating mark/space transr modern testing and handshaking. Also pattern generation. See CR2 bit D4.				. Also us						
			1	0	Selects a constant mark transmit pattern.						
			1	1	Selects a	Selects a constant space transmit pattern.					

DETECT REGISTER

	D	7	D6	D5	D4	D3	D2	D1	D0		
DR 010	REC LE\ INDIC		S1 PATTERN DETECT	RECEIVE DATA	UNSCR. MARK DETECT	CARR. DETECT	ANSWER TONE DETECT	CALL PROG. DETECT	SIGNAL QUALITY INDICATOR		
BIT	T NO. NAME CONDITION			DESC	DESCRIPTION						
D0	Signal Quality Indicator		- 1	0	Indica	Indicates normal received signal.					
			dicator	1		Indicates low received signal quality (above average error rate). Interacts with special register bits D2, D1.					
D1		l .	Progress	0	No ca	III progress t	one detected	ne detected.			
	Detect		etect	1	progr	Indicates presence of call progress tones. progress detection circuitry is activated by e the normal 350 to 620 Hz call progress band					

DETECT REGISTER (continued)

	D	7	D6	D5	D4	D3	D2	D1	D0		
DR 010	RECI LEV INDIC	ÆL.	S1 PATTERN DETECT	RECEIVE DATA	UNSCR. MARK DETECT	CARR. DETECT	ANSWER TONE DETECT	CALL PROG.	SIGNAL QUALITY INDICATOR		
BIT I	VO .	N	AME	CONDITION	DESC	RIPTION					
D2			ver Tone	0	No an	No answer tone detected.					
	Received		ceived	1	answe in CC origina	In Call Init mode, indicates detection of 2225 Hamswer tone in Bell mode (TR bit D0=0) or 2100 Hz in CCITT mode (TR bit D0=1). The device must be in originate mode for detection of answer tone. Both answer tones are detected in demod mode.					
D3		_	arrier	0	No ca	rrier detecte	d in the rece	ive chann	el.		
		D	etect	1	Indica chann	eated carrier has been detected in the receivenel.					
D4			rambled	0	No un	scrambled r	nark.				
			Mark etect	1	1	ates detection of unscrambled marks in ved data. Should be time qualified by softwar					
D5			eceive Data		data is	s the same a		t on the R	stream. This XD pin, but it		
D6		•	Pattern	0	No S1	pattern bei	ng received.				
		D	etect	1	ware. unscr	pattern detected. Should be time qualified by re. S1 pattern is defined as a double di-bit (001 scrambled 1200 bit/s DPSK signal. Pattern me gned with baud clock to be detected.					
D7			ive Level dicator	0		eived signal level below threshold, (typica n0); can use receive gain boost (+18 dB).					
				1	Recei	ved signal a	bove thresho	old.			

TONE REGISTER

	D	7	D6		D5				D4	D3	D2	D1	D0
TR 011	OUTPUT GUARI CONTR. TONE		TRANSM GUARD TONE		AN	NSI SWE ONE	ER		NSMIT I	DTMF 3	DTMF 2	DTMF 1/ EXTENDED OVER- SPEED	DTMF 0/ ANSWER/ GUARD
BIT N	T NO. NAME		IAME		CON	DITIO	NC		DESC	RIPTION			
				D	6 D5	D4	D0)	D0 inte	racts with	bits D6, D	5, and D4 as	shown.
D0			TMF 0/	^	(X	1	Х		Transm	nit DTMF to	ones.		
	Answer/ Guard Tone			>	(1	0	0			Bell mode a 8 bit D5.	answer ton	e. Interacts wi	ith DR bit D2
				>	(1	0	1			CCITT mod I TR bit D5		tone. Interacts	s with DR bit

12

■ 8253965 0013612 493 **■**

TONE REGISTER (continued)

	D	7	D6	D6 D5			D4	D3	D2	D1	D0					
TR 011	R) OUT CON	PUT	TRANSM GUARD TONE		TRAI ANS TC		R	TRANSMIT DTMF	1							
BIT	١٥.	N	AME	CONDITION			N	DESCI	DESCRIPTION							
D0		_	TMF O/	D6	D6 D5 D4 D0			D0 inte	racts with	bits D6, D5	, and D4 as	shown.				
			nswer/ ard Tone	1	1 0 0 0			Select	1800 Hz g	uard tone.						
		Gue	10110	1	1 0 0 1			Select	550 Hz gu	ard tone.	•					
	,		TAAF 4/		D4	D1		D1 inte	D1 interacts with D4 as shown.							
D1		_	TMF 1/ tended		0	0		Asynct	ronous Q	AM or DPS	K +1.0% -2.5	5%. (normal)				
		Ove	erspeed		0	1		Asynch oversp		AM or DPSh	(+2.3%-2.5°	%. (extended				
					D4	D2				-						
D2		_	TMF 2/		0	0		Selects	s 2 wire du	plex or half	duplex					
		4	Wire FDX		0	1		selecte ORIG The tra does no	d. The red oit CR0 D0 insmitter is ot have ma	ceive path o in terms of h in the same	corresponds nigh or low ba e band as the ering or equa	ulation mode to the ANS/ nd selection. receiver, but lization on its				

TONE REGISTER (continued)

	D	7	D6				D5	,			D4	D3		D2			D1		D0
TR 011	R) OUT CON	PUT	TRANSMI GUARD TONE		T TRANSMIT TE ANSWER TONE		RANSMIT DTMF	DTMF 3	4 \	MF: VIR	Εļ	EXT O	MF 1/ ENDED VER- PEED		DTMF 0/ ANSWER/ GUARD				
BIT	NO.	N	AME		CC	NC	DIT	10	N		DESCI	RIPTION							
D3, [D3 D2 D1 D0 D2, DTMF 3, 0 0 0 0 -			transm D1) is: KEYE EQUIV	ms 1 of 1 itted where set. Tone IOARD ALENT 1 2 3 4 5 6 7 8 9 0	enco	OTM oding FMF	IFa g is CC	nd T; shov DDE D0 1 0 1 0	enab n belo		bit (CR0, bit							
												A	1	1	0	1	69		1633
											L	B	1	1	1	0	770		1633
											<u></u>	C D	1	0	1		851 94		1633 1633
D4		T	DTMF	-			0				<u> </u>	e DTMF.	U				94		1000
		(Т	ransmit DTMF)				1				Activat mitted	e DTMF.	ısly '	whe	n th	is bi	t is hiç		s are trans- TX DTMF

Note: DTMF0 - DTMF2 should be set to an appropriate state after DTMF dialing to avoid unintended operation.

TONE REGISTER (continued)

D7	D	6	D5		D4		D3	D2	D1	D0			
TR 011	R) OUT CON	PUT	TRANSMI GUARD TONE	T TRANSMIT TE ANSWER TONE			 DTMF DTMF 3 DTMF 2/ EXTENDED ANS\				DTMF 0/ ANSWER/ GUARD		
BIT N	10 .	N	AME	CON	NDIT	ION	DESCF	RIPTION					
				D5 D4 D0			interact		bit D2 in ori		shown. Also . See Detect		
D5		Tr	ansmit	0	0	X	Disables answer tone generator.						
		Ans	wer Tone	1	0	0				5 Hz tone is smit Enable I	transmitted oit is set.		
				1	0	1	Likewis	e, a CCITT	2100 Hz a	nswer tone is	transmitted.		
D6			ansmit		0		Disable	es guard to	ne generat	or.			
		Gua	ard Tone	1		Enables guard tone generator. (See D0 for selection of guard tones.) Bit D4 must be zero.							
D7			D Output	0		Enables RXD pin. Receive data will be output on RXD.							
			Control	1		Disables RXD pin. The RXD pin reverts to a high impedance with internal weak pull-up resistor.							

CONTROL REGISTER 2

	D7	D6	D5	D4	D3	D2	D1	D0				
CR2 100	0	SPEC REG ACCESS	CALL INIT	TRANSM S1	16 WAY	RESET DSP	TRAIN INHIBIT	EQUALIZER ENABLE				
BIT NO		NAME	CON	DITION	DESCRIPTION							
D0		Equalizer		0	The adaptive	e equalizer is	in its initializ	ed state.				
		Enable		1		to control who		is bit is used in izer should cal-				
D1		Train		0	The adaptive equalizer is active.							
		Inhibit		1	The adaptive	e equalizer co	efficients ar	e frozen.				
D2		RESET DSP		0	The DSP is	inactive and a	II variables	are initialized.				
				1	The DSP is control bits	running base	d on the mo	de set by other				
D3		16 Way		0		and transmitt pased on the l		the same deci- ontrol Mode).				
				1	The receiver, independent of the transmitter, is force into a 16 point decision plane. Used for QAM hand shaking.							

15

CONTROL REGISTER 2 (continued)

	D7	D6	D5	D4		D3	D2	D1	D0				
CR2 100	0	SPEC REG ACCESS	CALL INIT	TRANSM S1	П	16WAY	RESET DSP	TRAIN INHIBIT	EQUALIZER ENABLE				
BIT NO		NAME	CON	DITION	DESCRIPTION								
D4		Transmit S1		0	The transmitter when placed in alternating mark/space mode transmits 0101 scrambled or not dependent on the bypass scrambler bit.								
				1	ii ii	n alternating i n DPSK or Q	mark/space n	node by CR1 ambled repet	smitter is placed bits D7, D6, and itive double dibit is sent.				
D5		Call Init		0	d te	letection bas	ed on the var lected in den	ious mode bi	on and pattern ts. Both answer incurrently; TR-				
				1		he DSP de and call prog		ambled mar	k, answer tone				
D6		Special		0	١	Normal CR3	access.						
		Register Access		1	Setting this bit and addressing CR3 allows access the SPECIAL REGISTER. See the SPECIAL REGISTER for details.								
D7	No	t used at this tim	е	0	(Only write ze	ero to this bit.						

CONTROL REGISTER 3

	D	7	D6	D5		D4		D3	D2	D1	D0			
CR3 101	TXD	ALT	TRISTATE TX/RXCLK	0		RECEIV BOOST ENABLI	-	ATTEN. ATTEN. ATTEN. ATTEN.						
BIT NO		1	NAME	CONI	DITI	ON		DESCRIPTION						
D3, D2, D1,D0	,		ransmit tenuator	D3 D2 0 0 1 1	0 1			in 1dB steps. mit level of	The default (-10 dBm0 or	n the line wit	is for a trans-			
D4					0			18 dB receive front end boost is not used.						
			Receive ain Boost		1			reference lev compensation receiving we and knowled	rels. It is used ig for interna ak signals. Th Ige of the hyb	to extend dynally generated e receive leve	s not change amic range by I noise when I detect signal mit attenuator d be enabled.			
D5		Not us	ed at this time		0			Only write ze	ero to this bit.					
D6		TR	ISTATE		0			TXCLK and	RXCLK are d	riven.				
		TXC	K/RXCLK		1		TXCLK and RXCLK are tristated.							
D7		T	XDALT	Spec. Re	g. B	it D3=1		Alternate TX	data source.	See Special	Register.			

16

SPECIAL REGISTER

	D	7	D6	D5	D4	D3	D2	D1	D0			
SR 101	C)	TXBAUD CLOCK	RXUN- DSCR DATA	0	TXD SOURCE	SIGNAL QUALITY LEVEL SELECT1	SIGNAL QUALITY LEVEL SELECTO	0			
BIT NO).		NAME	DESCR	PTION							
D7, D4	, D0			NOT USED AT THIS TIME. Only write ZEROs to these bits.								
D6		TXE	BAUD CLK	synchron TXBAUI data to	nize the input Disignals the libe entered	it of arbitrary atching of a bavia the TXDA	quad/di-bit p aud-worth of c ALT bit, CR3	atterns. The i lata internally.	an be used to rising edge of Synchronous ald have data clock edges.			
D5			UNDSCR DATA		l for sending				rambler. This n be used for			
D3		TXD	SOURCE	TXDALT		ONE. The TRA			ZERO or the and D6 in CR1			
D2, D1		Q	SIGNAL UALITY LEVEL SELECT	acceptal Mean S compare rate. The crosses will con- converg constant	ble for low enduared Errored to a given to SQI bit will be threshold tinue until thence and a really. The SQI	ror rate recept (MSE) calcon threshold. This is low for good setting, the Sole error rate etrain is require	ntion. It is detoulated in the athreshold call or average of all bit will togglindicates that ed. At that poshold selection	ermined by the decisioning per beset to four onnections. As le at a 1.66 ms at the data per int the SQI bit	al received is e value of the process when elevels of error is the error rate rate. Toggling ump has lost will be a ONE for QAM and			
ł		D2	D1	THRI	ESHOLD VA	LUE	UNITS					
		0	0		10 ⁻⁵		BER (default)					
		0	1		10 ⁻⁶		BER					
		1	0		10-4		BER					
		1	1		10 ⁻³		BER					

NOTE: This register is "mapped" and is accessed by setting CR2 bit D6 to a ONE and addressing CR3. This register provides functions to the 73K224L user that are not necessary in normal communications. Bits D7-D4 are read only, while D3-D0 are read/write. To return to normal CR3 access, CR2 bit D6 must be returned to a ZERO.

ID REGISTER

	D7	,	D6		D:	5		D4	D3	D2	D1	D0
ID	ID	1	ID		I)		ID	Х	Х	Х	1
110	3		2		1			0				
BIT	NO.	Z	AME	C	DND	ITIOI	N	DES	CRIPTION			
				D7	D6	D5	D4	India	cates Device	3 :		
D7,	D6,			0	0	Х	X	SSI	73K212L, 7	3K321L or 7	3K322L	
D5,	D4		evice	0	1	Х	Х	SSI	73K221L or	73K302L		
			ntification	1	0	Х	Х	SSI	73K222L			
1) SK	gnature	1	1	0	1	SSI	73K312L			
				1	1	0	0	SSI	73K224L			
				1	1	1	0	SSI	73K324L	•		
D3-I	D1	No	t Used		Und	efine	d	Mas	k in softwar	е		
D0		V	ersion			1		India	cates industr	rial temperat	ure version	

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING
VDD Supply Voltage	7V
Storage Temperature	-65 to 150°C
Soldering Temperature (10 sec.)	260°C
Applied Voltage	-0.3 to VDD+0.3V

Note: All inputs and outputs are protected from static charge using built-in, industry standard protection devices and all outputs are short-circuit protected.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
VDD Supply voltage		4.5	5	5.5	٧
External Components (Refer	to Application section for placement.)				
VREF Bypass capacitor	(VREF to GND)	0.22		1	μF
Bias setting resistor	(Placed between VDD and ISET pins)	1.8	2	2.2	ΜΩ
ISET Bypass capacitor	(ISET pin to GND)	0.22			μF
VDD Bypass capacitor 1	(VDD to GND)	0.22			μF
VDD Bypass capacitor 2	(VDD to GND)	22			μF
XTL1 Load Capacitance	Depends on crystal requirements		18	39	pF
XTL2 Load Capacitance	Depends on crystal requirements		18	27	pF
Clock Variation	(11.0592 MHz) Crystal or external clock	-0.01	1	+0.01	%
TA, Operating Free-Air Temperature		-40		85	°C

18

8253965 0013618 901 🖿

DC ELECTRICAL CHARACTERISTICS

(TA = -40°C to 85°C, VDD = recommended range unless otherwise noted.)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
IDD, Supply Current	CLK = 11.0592 MHz				
	ISET Resistor = 2 M Ω				
IDD1, Active	Operating with crystal oscillator,		18	25	mA
IDD2, Idle	< 5 pF capacitive load on CLK pin		3	5	mA
Digital Inputs					
VIL, Input Low Voltage				0.8	V
VIH, Input High Voltage					
All Inputs except Reset XTL1, XTL2		2.0		VDD	٧
Reset, XTL1, XTL2		3.0		VDD	V
IIH, Input High Current	VI = VDD			100	μА
IIL, Input Low Current	VI = 0V	-200			μΑ
Reset Pull-down Current	Reset = VDD	2		50	μА
Digital Outputs					
VOH, Output High Voltage	IO = IOH Min IOUT = -0.4 mA	2.4		VDD	V
VOL, Output Low Voltage	IO = IOUT = 1.6 mA			0.4	٧
RXD Tri-State Pull-up Curr.	RXD = GND	-2		-50	μΑ
Capacitance	***************************************	-	-	-	
CLK	Maximum permitted load			25	pF
Input Capacitance	All digital inputs			10	pF

ELECTRICAL SPECIFICATIONS (continued)

DYNAMIC CHARACTERISTICS AND TIMING

(TA = -40°C to +85°C, VDD = recommended range unless otherwise noted.)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT	
QAM/DPSK Modulator	QAM/DPSK Modulator					
Carrier Suppression	Measured at TXA	35			dB	
Output Amplitude	TX scrambled marks ATT = 0100 (default)	-11.5	-10.0	-9	dBm0	
FSK Modulator/Demodulator	•					
Output Freq. Error	CLK = 11.0592 MHz	-0.31		+0.20	%	
Transmit Level	ATT = 0100 (Default) Transmit Dotting Pattern	-11.5	-10.0	-9	dBm0	
TXA Output Distortion	All products through BPF			-45	dB	
Output Bias Distortion at RXD	Dotting Pattern measured at RXD Receive Level -20 dBm, SNR 20 dB	-10		+10	%	
Output Jitter at RXD	Integrated for 5 seconds	-15		+15	%	
Sum of Bias Distortion and Output Jitter	Integrated for 5 seconds	-17		+17	%	
Answer Tone Generator (210	00 or 2225 Hz)					
Output Amplitude	ATT = 0100 (Default Level)	-11.5	-10	-9	dBm0	
	Not in V.21					
Output Distortion	Distortion products in receive band			-40	dB	
DTMF Generator	DTMF Generator Not in V.21					
Freq. Accuracy		-0.03		+0.25	%	
Output Amplitude	Low Band, ATT = 0100, DPSK Mode	-10		-8	dBm0	
Output Amplitude	High Band, ATT = 0100, DPSK Mode	-8		-6	dBm0	
Twist	High-Band to Low-Band, DPSK Mode	1.0	2.0	3.0	dB	
Receiver Dynamic Range	Refer to Performance Curves	-43		-3.0	dBm0	
Call Progress Detector In Call Init mode						
Detect Level	460 Hz test signal	-34		0	dBm0	
Reject Level				-40	dBm0	
Delay Time	-70 dBm0 to -30 dBm0 STEP			25	ms	
Hold Time	-30 dBm0 to -70 dBm0 STEP			25	ms	

NOTE: Parameters expressed in dBm0 refer to the following definition:

0 dB loss in the Transmit path to the line.

2 dB gain in the Receive path from the line.

Refer to the Basic Box Modern diagram in the Applications section for the DAA design.

20

■ 8253965 0013620 56T **■**

DYNAMIC CHARACTERISTICS AND TIMING (continued)

PARAMETER		CONDITION	MIN	NOM	MAX	UNIT	
Carrier Detect		Receive Gain = On for lower input level measurements					
Threshold		All Modes	-48		-43	dBm0	
Hysteresis		All Modes		2			
Delay Time	FSK	70 dBm0 to -6 dBm0	25		37	ms	
	1	70 dBm0 to -40 dBm0	25		37	ms	
	DPSK	-70 dBm0 to -6 dBm0	7		17	ms	
		-70 dBm0 to -40 dBm0	7		17	ms	
	QAM	-70 dBm0 to -6 dBm0	25		37	ms	
		-70 dBm0 to -40 dBm0	25		37	ms	
Hold Time	FSK	-6 dBm0 to -70 dBm0	25		37	ms	
		-40 dBm0 to -70 dBm0	15		30	ms	
	DPSK	-6 dBm0 to -70 dBm0	20		29	ms	
		-40 dBm0 to -70 dBm0	14		21	ms	
	QAM	-6 dBm0 to -70 dBm0	25		32	ms	
		-40 dBm0 to -70 dBm0	18		28	ms	
Answer Tone Det	ectors	DPSK Mode					
Detect Level			-48		-43	dBm0	
Detect Time		Call Init Mode, 2100 or 2225 Hz	6		50	ms	
Hold Time			6		50	ms	
Pattern Detectors	}	DPSK Mode					
S1 Pattern							
Delay Time		For signals from -6 to -40 dBm0,	10		55	ms	
Hold Time		-6 to -40 dBm0, Demod Mode	10		45	ms	
Unscrambled Ma	ark						
Delay Time		For signals from -6 to -40	10		45	ms	
Hold Time		call Init Mode	10		45	ms	
Receive Level Ind	licator			1	<u> </u>	1	
Detect On			-22		-28	dBm0	
Valid after Carrier Detect		DPSK Mode	1	4	7	ms	
Output Smoothin	g Filter						
Output Impedance		TXA pin		200	300	Ω	
Output load		TXA pin; FSK Single	10	<u> </u>		ΚΩ	
		Tone out for THD = -50 dB	1	1	50	pF	
		in 0.3 to 3.4 kHz range					
Maximum Transmitted		4 kHz, Guard Tones off			-35	dBm0	
Energy		10 kHz, Guard Tones off			-55	dBm0	
.		12 kHz, Guard Tones off	1	 	-65	dBm0	

DYNAMIC CHARACTERISTICS AND TIMING (continued)

PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Anti Alias Low Pass Filter					
Out of Band Signal Energy (Defines Hybrid Trans-	Level at RXA pin with receive Boost Enabled				
Hybrid loss requirements)	Scrambled data at 2400 bit/s in opposite band		-14		dBm
	Sinusoids out of band		-9		dBm
Transmit Attenuator					
Range of Transmit Level	Default ATT=0100 (-10 dBm0) 1111-0000	-21		-6	dBm0
Step Accuracy		-0.15		+0.15	dB
Output Impedance			200	300	Ω
Clock Noise					
	TXA pin; 153.6 kHz			1.5	m∨rms
Carrier Offset					
Capture Range	Originate or Answer		±5		Hz
Recovered Clock					
Capture Range	% of frequency (originate or answer)	-0.02		+0.02	%
Guard Tone Generator					•
Tone Accuracy	550 Hz		+1.2		%
	1800 Hz		-0.8		
Tone Level	550 Hz	-4.5	-3.0	-1.5	dB
(Below QAM/DPSK Output)	1800 Hz	-7.5	-6.1	-4.5	dB
Harmonic Distortion	550 Hz			-50	dB
(700 to 2900 Hz)	1800 Hz			-50	dB
Timing (Refer to Timing Diagr	ams)				
Parallel Mode					
TAL	CS/Addr. setup before ALE Low	30			ns
TLA	CS/Addr. hold after ALE Low	6			ns
TLC	ALE Low to RD/WR Low	40			ns
TCL	RD/WR Control to ALE High	10			ns
TRD	Data out from RD Low			90	ns
TLL	ALE width	25			ns
TRDF	Data float after RD High			40	ns
TRW	RD width	70			ns

22

8253965 0013622 332


DYNAMIC CHARACTERISTICS AND TIMING (continued)


PARAMETER	CONDITION	MIN	NOM	MAX	UNIT
Parallel Mode (continued)					
TWW	WR width	70			ns
TDW	Data setup before WR High	70			ns
TWD	Data hold after WR High	20			ns
Serial Mode			-		
TRCK	Clock High after RD Low	250		T1	ns
TAR	Address setup before RD Low	0			ns
TRA	Address hold after RD Low	350			ns
TRD	RD to Data valid			300	ns
TRDF	Data float after RD High			40	ns
TCKDR	Read Data out after Falling Edge of EXCLK			300	ns
TWW	WR width	350			ns
TAW	Address setup before WR Low	50			ns
TWA	Address hold after Rising Edge of WR	50			ns
TCKDW	Write Data hold after Falling Edge of EXCLK	200			ns
TCKW	WR High after Falling Edge of EXCLK	330		T1 + T2	ns
TDCK	Data setup before Falling Edge of EXCLK	50			ns
T1, T2	Minimum Period	500			ns


NOTE: T1 and T2 are the low/high periods, respectively, of EXCLK in serial mode.

NOTE: Asserting ALE, $\overline{\text{CS}}$, and $\overline{\text{RD}}$ or $\overline{\text{WR}}$ concurrently can cause unintentional register accesses. When using non-8031 compatible processors, care must be taken to prevent this from occurring when designing the interface logic.

TIMING DIAGRAMS







24

8253965 0013624 105

APPLICATIONS INFORMATION

GENERAL CONSIDERATIONS

Figures 1 and 2 show basic circuit diagrams for K-Series modem integrated circuits. K-Series products are designed to be used in conjunction with a control processor, a UART or RS-232 serial data interface, and a DAA phone line interface to function as a typical intelligent modem. The K-Series ICs interface directly with Intel 8048 and 80C51 microprocessors for control and status monitoring purposes. Two typical DAA arrangements are shown: one for a split ± 5 or ± 12 V design and one for a single 5V design. These diagrams are for reference only and do not represent production-ready modem designs.

K-Series devices are available with two control interface versions: one for a parallel multiplexed address/data interface, and one for a serial interface. The parallel version is intended for use with 8039/48 or 8031/51 microcontrollers from Intel or many other manufacturers. The serial interface 22-pin version can be used with other microcontrollers or in applications where only a limited number of port lines are available or the application does not lend itself to a multiplexed address/data interface. The parallel versions may also be used in the serial mode, as explained in the data sheet pin description.

In most applications the controller will monitor the serial data for commands from the DTE and the received data for break signals from the far end modem. In this way, commands to the modem are sent over the same line as the transmitted data. In other applications the RS-232 interface handshake lines are used for modem control.




FIGURE 1: Basic Box Modem with Dual-Supply Hybrid

25

8253965 0013625 041 🖿

DIRECT ACCESS ARRANGEMENT (DAA)

The telephone line interfaces show two examples of how the "hybrid" may be implemented. The split supply design (Figure 1) is a typical two op-amp hybrid. The receive op-amp serves two purposes. It supplies gain to amplify the receive signal to the proper level for the modem's detectors and demodulator, and it removes the transmitted signal from the receive signal present at the transformer. This is done by supplying a portion of the transmitted signal to the non-inverting input of the receive op-amp at the same amplitude as the signal appearing at the transformer, making the transmit signal common mode.

The single-supply hybrid is more complex than the dual-supply version described above, but its use eliminates the need for a second power supply. This circuit (Figure 2) uses a bridged drive to allow undistorted signals to be sent with a single 5 volt supply. Because DTMF tones utilize a higher amplitude than data, these

signals will dip if a single-ended drive approach is used. The bridged driver uses an extra op-amp (U1A) to invert the signal coming from the gain setting op-amp (U1B) before sending it to the other leg of the transformer. Each op-amp then supplies half the drive signal to the transformer. The receive amplifier (U1C) picks off its signal at the junction of the impedance matching resistor and the transformer. Because the bottom leg of the transformer is being driven in one direction by U1A and the resistor is driven in the opposite direction at the same time by U1B, the junction of the transformer and resistor remains relatively constant and the receive signal is unaffected.

DESIGN CONSIDERATIONS

Silicon Systems' 1-chip modern products include all basic modern functions. This makes these devices adaptable for use in a variety of applications, and as easy to control as conventional digital bus peripherals.




FIGURE 2: Single 5V Hybrid Version

26

■ 8253965 0013626 T88 **■**

Unlike digital logic circuitry, modem designs must properly contend with precise frequency tolerances and very low level analog signals, to ensure acceptable performance. Using good analog circuit design practices will generally result in a sound design. Following are additional recommendations which should be taken into consideration when starting new designs.

CRYSTAL OSCILLATOR

The K-Series crystal oscillator requires a parallel mode (antiresonant) crystal which operates at 11.0592 MHz. It is important that this frequency be maintained to within $\pm 0.01\%$ accuracy.

In order for a parallel mode crystal to operate correctly and to specification, it must have a load capacitor connected to the junction of each of the crystal and internal inverter connections, terminated to ground. The values of these capacitors depend primarily on the crystal's characteristics, and to a lesser degree on the internal inverter circuit. The values used affect the accuracy and start up characteristics of the oscillator.

LAYOUT CONSIDERATIONS

Good analog/digital design rules must be used to control system noise in order to obtain highest performance in modern designs. The more digital circuitry present on the PC board, the more this attention to noise control is needed. The modern should be treated as a high impedance analog device. A 22 µF electrolytic capacitor in parallel with a 0.22 µF ceramic capacitor between VDD and GND is recommended. Liberal use of ground planes and larger traces on power and ground are also highly favored. The ISET resistor and capacitor should be mounted near the ISET pin, away from digital signals. High speed digital circuits tend to generate a significant amount of EMI (Electro-Magnetic Interference) which must be minimized in order to meet regulatory agency limitations. To accomplish this, high speed digital devices should be locally bypassed, and the telephone line interface and K-Series device should be located close to each other near the area of the board where the phone line connection is accessed. To avoid problems, power supply and ground traces should be routed separately to the analog and digital functions on the board, and digital signals should not be routed near low level or high impedance analog traces. The analog and digital grounds should only connect at one point near the K-Series device ground pin to avoid ground loops. The K-Series modem IC's should have both high frequency and low frequency bypassing as close to the package as possible.

MODEM PERFORMANCE CHARACTERISTICS

The curves presented here define modem IC performance under a variety of line conditions while inducing disturbances that are typical of those encountered during data transmission on public service telephone lines. Test data was taken using an AEA Electronics' "Autotest I" modem test set and line simulator, operating under computer control. All tests were run full-duplex, using a Hayes SmartModem™ 2400 as the reference modem. A 511 pseudo-random-bit pattern was used for each data point. Noise was C-message weighted and all signal-to-noise (S/N) ratios reflect total power measurements similar to the CCITT V.56 measurement specification. The individual tests are defined as follows.

BER vs. S/N


This test measures the ability of the modem to operate over noisy lines with a minimum of data-transfer errors. Since some noise is generated in the best of dial-up lines, the modem must operate with the lowest S/N ratio possible. Better modem performance is indicated by test curves that are closest to the BER axis. A narrow spread between curves representing the four line parameters indicates minimal variation in performance while operating over a range of aberrant operating conditions. Typically, a modem will exhibit better BER-performance test curves receiving in the low band than in the high band.

BER vs. Receive Level

This test measures the dynamic range of the modem. Because signal levels vary widely over dial-up lines, the widest possible dynamic range is desirable. The minimum Bell specification calls for 36 dB of dynamic range. S/N ratios are held constant at the indicated values while the receive level is lowered from a very high to very low signal levels. The width of the "bowl" of these curves, taken at the BER point, is the measure of dynamic range.


27

8253965 0013627 914




28


■ 8253965 0013628 850 **■**




PACKAGE PIN DESIGNATIONS

(Top View)





52-Lead QFP




CAUTION: Use handling procedures necessary for a static sensitive component.

30

8253965 0013630 409







ORDERING INFORMATION

PART DESCRIPTION	ORDER NO.	PKG. MARK
SSI 73K224L		
22-Pin Plastic Dual In-Line	73K224LS-IP	73K224LS-IP
SSI 73K224L		
28-Pin Plastic Dual In-Line	73K224L-IP	73K224L-IP
28-Pin Plastic Leaded Chip Carrier	73K224L-28IH	73K224L-28IH
32-Pin Plastic Leaded Chip Carrier	73K224L-32IH	73K224L-32IH
44-Pin Plastic Leaded Chip Carrier	73K224L-IH	73K224L-IH
52-Lead Quad Flat Pack Package	73K224L-IG	73K224L-IG
64-Lead Thin Quad Flat Pack Package	73K224L-IGT	73K224L-IGT

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc. 14351 Myford Road, Tustin, CA 92680-7022, (714) 573-6000, FAX (714) 573-6914

Protected by the following patents: (4,777,453), (4,789,995), (4,870,370), (4,847,868), (4,866,739) @1989 Silicon Systems, Inc.

06/29/95 - rev.

8253965 0013631 345

31