



Wireless Components

2 Band TV Tuner Mixer-Oscillator-PLL with balanced IF-Amplifier TUA6024-2 Version 2.0

Specification July 2001

Confidential Revision His	Confidential Revision History: Current Version: Preliminary Datasheet, V 1.1, August 2000				
Previous Vers	ion:Target Data	a Sheet			
Page (in previous Version)	(in previous (in current				
all	all	version to 1.1, status to preliminary			
5 - 2	5 - 2	Bus input/output SDA max changed to 6V, Bus input SCL max changed to 6V, ADC input added			
5 - 3	5 - 3	new reference for ESD protection			
5 - 5	5 - 5	Current consumption for LOW/MID band and HIGH band added, tbf's replaced by data Charge Pump output voltage VCP = 1.3 V min			
5 - 10	5 - 10	Table 5 - 4, Bit Allocation Read/Write in Status Byte A2, A1, A0 added			

Revision History: Current Version: Datasheet, V 2.0, July 2001 Previous Version: Preliminary Datasheet V 1.1, August 2000					
Page (in previous Version)	(in previous (in current				
all	all	version to 2.0, preliminary deleted			
5 - 2	5- 2	definition of thermal properties changed			
5 - 5	5 - 5	current consumtion changed			

ABM®, AOP®, ARCOFI®, ARCOFI®-BA, ARCOFI®-SP, DigiTape®, EPIC®-1, EPIC®-S, ELIC®, FALC®54, FALC®56, FALC®-E1, FALC®-LH, IDEC®, IOM®, IOM®-1, IOM®-2, IPAT®-2, ISAC®-P, ISAC®-S, ISAC®-S TE, ISAC®-P TE, ITAC®, IWE®, MUSAC®-A, OCTAT®-P, QUAT®-S, SICAT®, SICOFI®-2, SICOFI®-4, SICOFI®-4µC, SLICOFI® are registered trademarks of Infineon Technologies AG.

 $\mathsf{ACE}^{\scriptscriptstyle\mathsf{TM}}, \mathsf{ASM}^{\scriptscriptstyle\mathsf{TM}}, \mathsf{ASP}^{\scriptscriptstyle\mathsf{TM}}, \mathsf{POTSWIRE}^{\scriptscriptstyle\mathsf{TM}}, \mathsf{QuadFALC}^{\scriptscriptstyle\mathsf{TM}}, \mathsf{SCOUT}^{\scriptscriptstyle\mathsf{TM}} \text{ are trademarks of Infineon Technologies AG.}$

Edition 12.99

Published by Infineon Technologies AG Balanstraße 73, 81541 München

© Infineon Technologies AG 15.01.03.

All Rights Reserved.

Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies AG is an approved CECC manufacturer.

Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components¹ of the Infineon Technologies AG, may only be used in life-support devices or systems² with the express written approval of the Infineon Technologies AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

Product Info

Product Info

General Description

The TUA6024-2 is a 5 V mixer/oscilla- Package tor and synthesizer for TV and VCR tuners.

Features General


- Suitable for analog tuners and for digital CATV tuners
- Compatible with TUA6024-S and TUA6024-K in normal mode
- New features in extended mode
- Full ESD protection

Mixer/Oscillator

- High impedance mixer input for LOW/MID band
- Low impedance mixer input for HIGH band
- 4 pin oscillator for LOW/MID band
- 4 pin oscillator for HIGH band

IF-Amplifier

- balanced SAW preamplifier
- Low output impedance



PLL

- PLL with short lock-in time
- High voltage VCO tuning output
- Fast I²C bus
- 3 NPN bandswitch buffers
- Internal LOW-MID/HIGH switch
- Lock-in flag
- Power-down reset
- 4 programmable reference divider ratios: 24, 64, 80, 128
- 4 programmable charge pump currents

Application

■ The IC is suitable for PAL tuners in TV- and VCR-sets or CATV set-top receivers for analog TV and digital cable TV.

Ordering Information

Туре	Ordering Code	Package
TUA6024-2	Q67037A1161 (tape and reel)	P-TSSOP-28-1

Table of Contents

1	Table of Contents	. 1-1
2	Product Description	. 2-1
2.1	General Description	. 2-2
2.2	Features	. 2-2
2.3	Application	. 2-3
2.4	Package Outlines	. 2-3
3	Functional Description	
3.1	Pin Configuration	
3.2	Internal Pin Configuration	
3.3	Block Diagram	
3.4	Circuit Description	. 3-8
4	Applications	. 4-1
4.1	Evaluation board, PAL application	
4.2	Evaluation board, low phase noise application	. 4-3
5	Reference	. 5-1
5.1	Electrical Data	. 5-2
5.1.1	Absolute Maximum Ratings	. 5-2
5.1.2	Operating Range	. 5-4
5.1.3	AC/DC Characteristics	. 5-5
5.2	Programming	
5.3	I2C Bus Timing Diagram	
5.4	Test Circuits	
5.4.1	Gain (GV) test Set-up in LOW/MID	
5.4.2		
	Matching circuit for optimum noise figure in LOW/MID Noise Figure Test Set-up in LOW/MID	
	Noise Figure Test Set-up in LOW/MID	
	Cross modulation Test Set-up in LOW/MID band	
	Cross modulation Test Set-up in HIGH band	
	Measurement of fref and fdiv	
5.5	Electrical Diagrams	5-19
5.5.1	Input admittance (S11) of the LOW/MID band mixer input	
	Input impedance (S11) of the HIGH band mixer input	
	Output admittance (S22) of the Mixer output	
	Output impedance (S22) of the IF output	5-20

Product Description

Con	Contents of this Chapter				
2.1	General Description	. 2-2			
2.2	Features	2-2			
2.3	Application	. 2-3			
2.4	Package Outlines	. 2-3			



2.1 General Description

The **TUA6024-2** device combines a digitally programmable phase locked loop (PLL), with a mixer-oscillator block including two balanced mixers and oscillators for use in TV and VCR tuners.

The PLL block with four selectable chip addresses forms a digitally programmable phase locked loop. With a 4 MHz quartz crystal, the PLL permits precise setting of the frequency of the tuner oscillator up to 1024 MHz in increments of 31.25, 50, 62.5 or 166.7 kHz. The tuning process is controlled by a microprocessor via an I^2C bus. The device has three output ports. A flag is set when the loop is locked. It can be read by the processor via the I^2C bus.

The mixer-oscillator block includes two balanced mixers (one mixer with high-impedance input and one mixer with a balanced low-impedance input), two frequency and amplitude-stable balanced oscillators for LOW/MID and HIGH, an IF amplifier, a low-noise reference voltage source, and a band switch.

2.2 Features

General

- Suitable for analog tuners and for digital CATV tuners
- Compatible with TUA6024-S and TUA6024-K in normal mode
- New features in extended mode
- Full ESD protection

Mixer/Oscillator

- High impedance mixer input for LOW/MID band
- Low impedance mixer input for HIGH band
- 4 pin oscillator for LOW/MID band
- 4 pin oscillator for HIGH band

IF-Amplifier

- balanced SAW preamplifier
- Low output impedance

PLL

- PLL with short lock-in time
- High voltage VCO tuning output
- Fast I²C bus
- 3 NPN bandswitch buffers
- Internal LOW-MID/HIGH switch

Product Description




- Lock-in flag
- Power-down reset
- 4 programmable reference divider ratios: 24, 64, 80, 128
- 4 programmable charge pump currents

Application 2.3

■ The IC is suitable for PAL tuners in TV- and VCR-sets or CATV set-top receivers for analog TV and digital cable TV.

2.4 Package Outlines

P-TSSOP-28-1




- 1) Does not include plastic or metal protrusion of 0.15 max. per side
- 2) Does not include dambar protrusion

Cont	ents of this Chapter	
3.1	Pin Configuration	3-2
3.2	Internal Pin Configuration	3-3
3.3	Block Diagram	3-7
3.4.1	Circuit Description	3-8
	Mixer-Oscillator block	
3 4 4	I2C-Bus Interface	3_0



3.1 Pin Configuration



TUA6024-2_pin_config

Figure 3-1 Pin Configuration



3.2 Internal Pin Configuration

Table 3-1 Pin Definition and Function						
Pin No.	Symbol	Equivalent I/O-Schematic	Average DC voltage			
			LOW/MID	HIGH		
1	OSCHIGHIN	1 1	0.0 V	1.6 V		
2	OSC- HIGHOUT	фф	0.0 V	2.8 V		
3	OSC- HIGHOUT	2 3	0.0 V	2.8 V		
4	OSCHIGHIN		0.0 V	1.6 V		
5	OSCLOW/ MIDIN	<u> </u>	1.6 V	0.0 V		
6	OSCLOW/ MIDOUT	6 — 7 5 — 8	2.3 V	0.0 V		
7	OSCLOW/ MIDOUT		2.3 V	0.0 V		
8	OSCLOW/ MIDIN	<u> </u>	1.6 V	0.0 V		



Table 3-1 Pin Definition and Function (continued)				
Pin No.	Symbol	Equivalent I/O-Schematic	Average D	C voltage
			LOW/MID	HIGH
9	RFGND	analog ground	0.0 V	0.0 V
10	ADC	10	V _{ADC}	V _{ADC}
11	IFOUT	11	2.3 V	2.3 V
12	ĪFOUT		2.3 V	2.3 V
13	VT	14	V _T	V _T
14	СР	13	2.1 V	2.1 V




Table 3-1 Pin Definition and Function (continued)					
Pin No.	Symbol	Equivalent I/O-Schematic	Average DC voltage		
			LOW/MID	HIGH	
15	PLOW		5 V or V _{CE}	5 V	
		15			
16	PMID	16	5 V or V _{CE}	5 V	
17	PHIGH	ام	5 V	V _{CE}	
		<u> </u>			
18	XTAL		3.0 V	3.0 V	
		.]			
		— —			
		18			
		Ţ			
19	AS		W	W	
19	AS		V_{AS}	V_{AS}	
		Н			
		 			
		19			
		 			
		' <u></u>			
		Y			
20	SCL		n.a.	n.a.	
20	30L	ı	ii.a.	π.α.	
		ф			
		<u>, </u>			
		20			



Table 3-1 Pin Definition and Function (continued)				
Pin No.	Symbol	Equivalent I/O-Schematic	Average D	C voltage
			LOW/MID	HIGH
21	SDA	21	n.a.	n.a.
22	PLLGND	digital ground	0.0 V	0.0 V
23	MIXOUT	23 IF Amp. 24	3.8 V	3.8 V
24	MIXOUT	Oscillator	3.8 V	3.8 V
25	VCC	supply voltage	5.0 V	5.0 V
26	LOW/MIDIN	26	1.8 V	0.0 V
27	HIGHIN		0.0 V	0.9 V
28	HIGHIN	27 28	0.0 V	0.9 V



3.3 Block Diagram



Block_diag

Figure 3-2 Block Diagram



3.4 Circuit Description

3.4.1 General

In the **normal** mode (see Table 5-7 Test modes on page 31) the IC is compatible with TUA6024-S and TUA6024-K. An **extended** mode makes a reference divider ratio of 24 (see Table 5-8 Reference divider ratio on page 31) and two additional charge pump currents (see Table 5-9 Charge pump current on page 32) available.

3.4.2 Mixer-Oscillator block

The mixer oscillator section includes two balanced mixers (double balanced mixer), two balanced oscillators for LOW and / or MID band and HIGH band, an IF amplifier, a reference voltage source and a band switch.

Filters between tuner input and IC separate the TV frequency signals into two bands. The band switching in the tuner front-end is done by using two or three port outputs. In the selected band the signal passes a tuner input stage with MOSFET amplifier, a double-tuned bandpass filter and is then fed to the balanced mixer input of the IC which has in case of LOW / MID a high-impedance input and in case of HIGH a low-impedance input. The input signal is mixed there with the signal from the activated on chip oscillator to the IF frequency which is filtered out at the balanced high-impedance output pair by means of a parallel tuned circuit. The following SAW preamplifier has a low output impedance to drive the SAW filter directly.

3.4.3 PLL block

The oscillator signal is internally DC-coupled as a differential signal to the programmable divider inputs. The signal subsequently passes through a programmable divider with ratio N = 256 through 32767 and is then compared in a digital frequency / phase detector to a reference frequency f_{ref} = 31.25, 50, 62.5 or 166.7 kHz.This frequency is derived from an unbalanced, low-impedance 4 MHz crystal oscillator (pin XTAL) divided by R = 128, 80, 64 or 24.

The phase detector has two outputs that drive two current sources of opposite polarity as charge pump. If the negative edge of the divided VCO signal appears prior to the negative edge of the reference signal, the positive current source pulses for the duration of the phase difference. In the reverse case the negative current source pulses. If the two signals are in phase, the charge pump output (CP) goes into the high-impedance state (PLL is locked). An active low-pass filter integrates the current pulses to generate the tuning voltage for the VCO (internal amplifier, external pull-up resistor at TUNE and external RC circuitry). The charge pump output is also switched into the high-impedance state if the

control bits T0 = 1 and T1 = 0. Here it should be noted, however, that the tuning voltage can alter over a long period in the high-impedance state as a result of self-discharge in the peripheral circuitry. TUNE may be switched off by the control bit OS to allow external adjustments.

If the VCO is not oscillating the PLL locks to a tuning voltage of 33 V.

By means of the control bits CP, CM, T0 and T1 the pump current can be switched between four values by software. This programmability permits alteration of the control response time of the PLL in the locked-in state. In this way different VCO gains can be compensated, for example.

The software-switched ports PLOW, PMID and PHIGH are general-purpose open-collector outputs. The test bits T0 = 0 and T1 = 1 switches the test signals f_{ref} (i.e. f_{XTAL} / 64) and f_{div} (divided input signal) to PLOW and PMID respectively.

The lock detector resets the lock flag FL if the width of the charge pump current pulses is wider than the period of the crystal oscillator (i.e. 250 ns). Hence, if FL = 1, the maximum deviation of the input frequency from the programmed frequency is given by

$$\Delta f = \pm I_P (K_{VCO} / f_{XTAL}) (C1+C2) / (C1C2)$$

where I_P is the charge pump current, K_{VCO} the VCO gain, f_{XTAL} the crystal oscillator frequency and C1, C2 the capacitances in the loop filter (see Figure 4-2 Evaluation Board, low phase noise application on page 20). As the charge pump pulses at i.e. 62.5 kHz (= f_{ref}), it takes a maximum of 16 μ s for FL to be reset after the loop has lost lock state.

Once FL has been reset, it is set only if the charge pump pulse width is less than 250 ns for eight consecutive f_{ref} periods. Therefore it takes between 128 and 144 μs for FL to be set after the loop regains lock.

3.4.4 I²C-Bus Interface

Data is exchanged between the processor and the PLL via the I^2C bus. The clock is generated by the processor (input SCL), while pin SDA functions as an input or output depending on the direction of the data (open collector, external pull-up resistor). Both inputs have hysteresis and a low-pass characteristic, which enhance the noise immunity of the I^2C bus.

The data from the processor pass through an I^2C bus controller. Depending on their function the data are subsequently stored in registers. If the bus is free, both lines will be in the marking state (SDA, SCL are HIGH). Each telegram begins with the start condition and ends with the stop condition. Start condition: SDA goes LOW, while SCL remains HIGH. Stop condition: SDA goes HIGH while SCL remains HIGH. All further information transfer takes place during SCL = LOW, and the data is forwarded to the control logic on the positive clock edge.

The table "Bit Allocation" (see Table 5-4 Bit Allocation Read / Write on page 30) should be referred to the following description. All telegrams are transmitted byte-by-byte, followed by a ninth clock pulse, during which the control logic returns the SDA



line to LOW (acknowledge condition). The first byte is comprised of seven address bits. These are used by the processor to select the PLL from several peripheral components (chip select). The LSB bit (R/W) determines whether data are written into (R/W = 0) or read from (R/W = 1) the PLL.

In the data portion of the telegram during a WRITE operation, the MSB bit of the first or third data byte determines whether a divider ratio or control information is to follow. In each case the second byte of the same data type has to follow the first byte.

If the address byte indicates a READ operation, the PLL generates an acknowledge and then shifts out the status byte onto the SDA line. If the processor generates an acknowledge, a further status byte is output; otherwise the data line is released to allow the processor to generate a stop condition. The status word consists the lock flag and the power-on flag.

Four different chip addresses can be set by appropriate DC level at pin AS (see Table 5-6 Address selection on page 31).


While applying the supply voltage, a power-on reset circuit prevents the PLL from setting the SDA line to LOW, which would block the bus. The power-on reset flag POR is set at power-on and when V_{CC} falls below 3.2 V. It will be reset at the end of a READ operation.

4 Applications

Cont	Contents of this Chapter				
4.1	Evaluation board, PAL application				
4.2	Evaluation board, low phase noise application4-3				



4.1 Evaluation board, PAL application



TUA6024-2_application-circuit


Figure 4-1 Evaluation Board, PAL application

Table 4-1 Recommended band limits in MHz					
	RF i	nput	Osci	llator	
	min	max	min	max	
LOW	48.25	140.25	87.15	179.15	
MID	147.25	423.25	193.15	462.15	
HIGH	431.25	855.25	470.15	894.15	

Table 4-1	Coils		
	turns	E	wire E
L1	1.5	2.4 mm	0.5 mm
L2	2.5	3mm	0.5 mm
L3	8.5	3.2 mm	0.5 mm
L4	14.5	4 mm	0.3 mm
*)	токо і	34F Type 617D	DB-1023
**)	ТОКО 7	KL600 GCS-A	1010DX
		,	



4.2 Evaluation board, low phase noise application



TUA6024-2_application-circuit

Figure 4-2 Evaluation Board, low phase noise application

Table 4-1 Recommended band limits in MHz										
	RF i	Oscillator								
	min	max	min	max						
LOW	48.25	140.25	87.15	179.15						
MID	147.25	423.25	193.15	462.15						
HIGH	431.25	855.25	470.15	894.15						

Table 4-1			
	turns	E	wire E
L1	1.5	2.4 mm	0.5 mm
L2	2.5	3mm	0.5 mm
L3	8.5	3.2 mm	0.5 mm
L4	14.5	4 mm	0.3 mm
*)	токо і	34F Type 617D	DB-1023
**)	ТОКО 7	KL600 GCS-A	1010DX

Contents of this Chapter	
5.1 Electrical Data	
3-	
5.1.2 Operating Range	
5.1.3 AC/DC Characteristics)-O
5.2 Programming	10
Table 5-4 Bit Allocation Read / Write	
Table 5-5 Description of symbols5-	
Table 5-6 Address selection	
Table 5-7 Test modes	
Table 5-8 Reference divider ratio	
Table 5-9 Charge pump current5-	
Table 5-10 Bandswitching	
Table 5-11 A/D converter levels	
	. •
5.3 I2C Bus Timing Diagram5-	14
5.4 Test Circuits	
5.4.1 Gain (GV) test Set-up in LOW/MID5-	
5.4.2 Gain (GV) test Set-up in HIGH	
5.4.3 Matching circuit for optimum noise figure in LOW/MID5-	
5.4.4 Noise Figure Test Set-up in LOW/MID	
5.4.5 Noise Figure Test Set-up in HIGH5-	
5.4.6 Cross modulation Test Set-up in LOW/MID band5-	17
5.4.7 Cross modulation Test Set-up in HIGH band 5-	
5.4.8 Measurement of fref and fdiv	18
5.5 Electrical Diagrams5-	
5.5.1 Input admittance (S11) of the LOW/MID band mixer input5-	
5.5.2 Input impedance (S11) of the HIGH band mixer input5-	
5.5.3 Output admittance (S22) of the Mixer output	
5.5.4 Output impedance (S22) of the IF output	20



5.1 Electrical Data

5.1.1 Absolute Maximum Ratings



WARNING

The maximum ratings may not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC may result.

Parameter 1).	Symbol	Limit Values		Unit	Remarks
		min	max		
Supply voltage	V _{CC}	-0.3	6	V	
Ambient temperature	T _A	-10	T _{Amax} 2).	°C	
Junction temperature	TJ		+125	°C	
Storage temperature	T _{Stg}	-40	+125	°C	
Temperature difference junction to case ^{3).}	T _{JC}		2	K	
PLL					
CP	V _{CHGPMP}	-0.3	3	V	
	I _{CHGPMP}		1	mA	
Crystal oscillator pin XTAL	V_{XTAL}		V _{CC}	V	
	I _{XTAL}	-5		mA	
Bus input/output SDA	V _{SDA}	-0.3	6	V	
Bus output current SDA	I _{SDA(L)}		5	mA	open collecto
Bus input SCL	V _{SCL}	-0.3	6	V	
Chip address switch AS	V _{AS}	-0.3	V _{CC}	V	
VCO tuning output (loop filter)	V _T	-0.3	35	V	
ADC input	V _{ADC}	-0.3	V _{CC}	V	
Port outputs PLOW, PMID, PHIGH	V _P	-0.3	V _{CC}	V	
	I _{P(L)}	-1	25	mA	t _{max} = 0.1 se at 5.5 V
Total port output current	$\Sigma I_{P(L)}$		40	mA	t _{max} = 0.1 se at 5.5 V



Table 5-1 Absolute Maximum Ratings, Ambient temperature T _{AMB} = - 20°C + 85°C (continued)										
Parameter ¹⁾	Symbol	Limit V	alues	Unit	Remarks					
		min	max							
Mixer-Oscillator										
Mix input LOW/MID	V _i	-0.3	3	V						
Mix inputs HIGH	V _i		2	V						
	l _i	-5	6	mA						
VCO base voltage	V _B	-0.3	3	V						
VCO collector voltage	V _C		V _{CC}	V						
ESD-Protection ^{4).}										
all pins	V _{ESD}		2	kV						

- 1). All values are referred to ground (pin), unless stated otherwise.

 Currents with a positive sign flows into the pin and currents with a negative sign flows out of pin.
- 2). The maximum ambient temperature depends on the mounting conditions of the package. Any application mounting must guarantee not to exceed the maximum junction temperature of 125 °C. As reference the temperature difference junction to case is given.
- 3).Referred to top center of package
- 4). According to EIA/JESD22-A114-B (HBM incircuit test), as a single device incircuit contact discharge test.

5.1.2 Operating Range

Within the operational range the IC operates as described in the circuit description. The AC / DC characteristic limits are not guaranteed.

Table 5-2 Operating Range							
Parameter	Symbol	Limit \	/alues	Unit	Test Conditions	L	Item
		min	max				
Supply voltage	V _{CC}	+4.5	+5.5	V			
Programmable divider factor	N	256	32767				
LOW/MID Mixer input frequency range	f _i	30	500	MHz			
HIGH Mixer input frequency range	f _i	400	900	MHz			
LOW/MID Oscillator frequency range	f _O	65	560	MHz			
HIGH Oscillator frequency range	f _O	430	950	MHz			
Ambient temperature	T _{AMB}	-20	T _{Amax} 1).	°C			

1).see 5.1.1 Absolute Maximum Ratings on page 2

5.1.3 AC/DC Characteristics

AC / DC characteristics involve the spread of values guaranteed in the specified supply voltage and ambient temperature range. Typical characteristics are the median of the production.

Table 5-3 AC/DC Characteristics with T _{AMB} = 25 °C, V _{CC}											
	Symbol	Limit Values		Unit	Test Conditions	L	Item				
		min	typ	max							
Supply	Supply										
Supply voltage	V _{CC}	4.5	5	5.5	V						
Current consumption	I _{CC}	48	61	74	mA	LOW/MID band					
_		51	65	79	mA	HIGH band					

Digital Unit

Crystal oscillator connections XTAL											
Crystal frequency	f _{XTAL}	3.2	4.0	4.8	MHz	series resonance					
Crystal resistance	R _{XTAL}	10		100	Ω	series resonance					
Oscillation frequency	f _{XTAL}	3,99975	4,000	4,00025	MHz	f _{XTAL} = 4 MHz					
Input impedance	Z _{XTAL}	-500	-700	-900	Ω	f _{XTAL} = 4 MHz					
Charge pump output (Charge pump output CP										
Output current,	ICPDH	± 430	± 650	± 860	μΑ	VCP = 1.8 V					
see Table 5-9 Charge pump current on page 12	ICPH	± 180	± 250	± 360	μΑ	VCP = 1.8 V					
pamp camen on page 12	ICPDL	± 90	± 125	± 180	μΑ	VCP = 1.8 V					
	ICPL	± 35	±50	± 70	μΑ	VCP = 1.8 V					
Tristate current	ICPZ		± 1		nA	T0 = 1, T1 = 0					
Output voltage	VCP	1.3		2.5	V	PLL locked					
Drive output VT (open	collector)										
HIGH output current	I _{TH}			10	μA	V _{TH} = 33 V, T0 = 1, T1 = 0					
LOW output voltage	V_{TL}			0.4	V	I _{TL} = 1.0 mA					
I ² C-Bus											
Bus inputs SCL, SDA											
HIGH input voltage	V_{IH}	3		5.5	V						
LOW input voltage	V _{IL}	0		1.5	V						
HIGH input current	I _{IH}			10	μΑ	V _{IH} = V _{CC}					
LOW input current	I _{IL}	-10			μΑ	V _{IL} = 0 V					



Table 5-3 AC/DC Cha						Took Con differen		14
	Symbol	min	imit Value	es max	Unit	Test Conditions	L	Iten
Bus output SDA (oper	collector)	111111	typ	IIIax				
HIGH output current	I _{OH}			10	μA	V _{OH} = 5.5 V		
LOW output voltage	V _{OL}			0.4	V	I _{OL} = 3 mA		
Edge speed SCL,SDA						OL TIME		
Rise time	t _r			300	ns			
Fall time	t _f			300	ns			
Clock timing SCL	-1							
Frequency	f _{SCL}	0		400	kHz			
HIGH pulse width	t _H	0.6			μs			
LOW pulse width	tL	1.3			μs			
Start condition	-L				la C			
Set-up time	t _{susta}	0.6			μs			
Hold time	t _{hsta}	0.6			μs			
Stop condition	Tista				ļ.			
Set up time	t _{susto}	0.6			μs			
Bus free	t _{buf}	1.3			μs			
Data transfer	Dui				•			
Set-up time	t _{sudat}	0.1			μs			
Hold time	t _{hdat}	0			μs			
Input hysteresis SCL, SDA	V _{hys}		200		mV			
Pulse width of spikes which are suppressed	t _{sp}	0		50	ns			
Capacitive load for each bus line	C _L			400	pF			
Port outputs PLOW, P	MID, PHIGH	l (open col	lector)					
HIGH output current	I _{POH}			1	μA	V _{POH} = 5 V		
LOW output voltage	V _{POL}			0.5	V	I _{POL} = 25 mA		
ADC port input								
HIGH input current	I _{ADCH}			10	μA			
LOW input current	I _{ADCL}	-10			μA			
Address selection inp	ut AS			_				
HIGH input current	I _{ASH}			50	μA	V _{ASH} = 5 V		
LOW input current	I _{ASL}	-50			μA	V _{ASL} = 0 V		



Table 5-3 AC/DC Cha	racteristics	with T _{AMB}	= 25 °C, V	_{CC} (contin	ued)			
	Symbol	L	imit Value	s	Unit	Test Conditions	L	Item
		min	typ	max				
Analog Unit								
LOW/MID Band Section	n (including	ıF amplifi	er)			_		
Voltage gain	G _V	20	23	26	dB	f_{RF} = 43.25 to 463.25 MHz, f_{IF} = 33.4 to 58.75 MHz		
Mixer noise figure	NF		9	11	dB	f _{RF} = 43.25 to 463.25 MHz		
Output voltage causing 0.8% of	Vi		118		dΒμV	f _{RFw} = 48.25 MHz		
crossmodulation in channel, see 5.4.6 on page 17	Vi		117		dΒμV	f _{RFw} = 399.25 MHz		
Input IP2	IIP2		137		dΒμV	f _{RF1} = 48.25 MHz f _{RF2} = 98.50 MHz, P _{RF1} = P _{RF2}		
	IIP2		137		dΒμV	$f_{RF1} = 415.25 \text{ MHz}$ $f_{RF2} = 832.50 \text{ MHz},$ $P_{RF1} = P_{RF2}$		
Input IP3	IIP3		119		dΒμV	$f_{RF1} = 48.25 \text{ MHz}$ $f_{RF2} = 49.25 \text{ MHz}$ $P_{RF1} = P_{RF2}$		
	IIP3		119		dΒμV	f _{RF1} = 252.25 MHz f _{RF2} = 253.25 MHz, P _{RF1} = P _{RF2}		
Output voltage caus-	Vo		121		dΒμV	f _{RF} = 48.25 MHz		
ing 1 dB compression	Vo		121		dΒμV	f _{RF} = 252.25 MHz		
Mixer input impedance	R _i	0.5	1	1.5	kΩ	parallel equivalent circuit, f _{RF} = 100 MHz		
	C _i		2	3	pF	parallel equivalent circuit, f _{RF} = 100 MHz		
Oscillator frequency shift, PLL unlocked	$\Delta f_{Osc(V)}$			400	kHz	V _{CC} = 5 V±10%		
Oscillator frequency drift, PLL unlocked	$\Delta f_{Osc(T)}$			500	kHz	ΔT = 25 °C		
Oscillator frequency drift, PLL unlocked	$\Delta f_{Osc(t)}$			100	kHz	t = 5 s up to 15 min after switching on		



Table 5-3 AC/DC Cha	racteristics	with T _{AMB}	= 25 °C, V	CC (contin	ued)			
	Symbol	I	₋imit Value	s	Unit	Test Conditions	L	Item
		min	typ	max				
Oscillator pulling, PLL unlocked	V _i	100	108		dΒμV	$\Delta f = 10 \text{ kHz}$ $f_{RF} = 48.25 \text{ MHz}$		
	V _i	100	108		dΒμV	$\Delta f = 10 \text{ kHz}$ $f_{RF} = 399.25 \text{ MHz}$		
N + 5 pulling, PLL unlocked	N+5	-50			dBc	$f_{RF} = 48.25 \text{ MHz},$ $f_{RF1} = 83.25 \text{ MHz},$ $P_{RF} = P_{RF1} = 80 \text{dB}\mu\text{V}$		
	N+5	-50			dBc	$f_{RF} = 399.25 \text{ MHz},$ $f_{RF1} = 439.25 \text{ MHz},$ $P_{RF} = P_{RF1} = 80 \text{dB}\mu\text{V}$		
Oscillator	ΦOSC	-58	-60		dBc/Hz	fm = 1kHz		
phase noise ^{1).}		-88	-90		dBc/Hz	fm = 10kHz		
IF suppression	a _{lF}	15	20		dB	$V_{IF} = 80 \text{ dB}\mu\text{V}$		
HIGH Band Section (in	cluding IF	amplifier)						
Voltage gain	G _V	31	34	37	dB	$f_{RF} = 367.25 \text{ MHz to}$ 863.25 MHz, $f_{IF} = 33.4 \text{MHz to}$ 58.75 MHz		
Mixer noise figure	NF		6	9	dB	f _{RF} = 367.25 to 615.25 MHz		
			7	10	dB	f _{RF} = 623.25 to 863.25 MHz		
Output voltage causing 0.8% of	V _i		116		dΒμV	f _{RFw} = 503.25 MHz		
crossmodulation in channel, see 5.4.7 on page 18	V _i		117		dΒμV	f _{RFw} = 799.25 MHz		
Input IP2	IIP2		139		dΒμV	$f_{RF1} = 423.25 \text{ MHz}$ $f_{RF2} = 848.50 \text{ MHz},$ $P_{RF1} = P_{RF2}$		
Input IP3	IIP3		108		dΒμV	f_{RF1} = 503.25 MHz f_{RF2} = 504.25 MHz P_{RF1} = P_{RF2}		
	IIP3		108		dΒμV	f_{RF1} = 799.25 MHz f_{RF2} = 800.25 MHz P_{RF1} = P_{RF2}		
Output voltage caus-	V _o		121		dΒμV	f _{RF} = 503.25 MHz		
ing 1 dB compression	V _o		121		dΒμV	f _{RF} = 799.25 MHz		



Table 5-3 AC/DC Cha	racteristics	with T _{AMB}	= 25 °C, V ₀	cc (contin	ued)			
	Symbol	L	imit Value:	S	Unit	Test Conditions	L	Item
		min	typ	max				
Mixer input impedance	R _i	14	20	26	Ω	serial equivalent cir- cuit, f _{RF} = 600 MHz		
	L _i	6	10	14	nH	serial equivalent cir- cuit, f _{RF} = 600 MHz		
Oscillator frequency shift, PLL unlocked	$\Delta f_{Osc(V)}$			400	kHz	V _{CC} = 5 V±10%		
Oscillator frequency drift, PLL unlocked	$\Delta f_{Osc(T)}$			800	kHz	ΔT = 25 °C		
Oscillator frequency drift, PLL unlocked	$\Delta f_{Osc(t)}$			100	kHz	t = 5 s up to 15 min after switching on		
Oscillator pulling, PLL unlocked	V _i	100	108		dΒμV	$\Delta f = 10 \text{ kHz}$ $f_{RF} = 375.25 \text{ MHz}$		
		100	108		dΒμV	$\Delta f = 10 \text{ kHz}$ $f_{RF} = 847.25 \text{ MHz}$		
N + 5 pulling, PLL unlocked	V _i	-50			dBc	$f_{RF} = 471.25 \text{ MHz},$ $f_{RF1} = 511.25 \text{ MHz},$ $P_{RF} = P_{RF1} = 80 \text{dB}\mu\text{V}$		
	V _i	-50			dBc	$f_{RF} = 847.25 \text{ MHz},$ $f_{RF1} = 887.25 \text{ MHz},$ $P_{RF} = P_{RF1} = 80 \text{ dB}\mu\text{V}$		
Oscillator	ΦOSC	-58	-60		dBc/Hz	fm = 1kHz		
phase noise ^{1.)}		-88	-90		dBc/Hz	fm = 10kHz		
IF suppression	a _{IF}	15	20		dB	V _i = 80 dBμV		
SAW preamplifier								
IF output impedance	R _{IF}		125		Ω	serial equivalent		
	L _{IF}		10		nH circuit, f _{IF} = 38.9 MHz			
Rejection at the IF out	Rejection at the IF outputs							
Divider interference level ^{2).}	Vo			30	dΒμV			
Channel S02 beat rejection ^{3).}	а	66			dBc	f _{RF} = 76.25 MHz P _{RF} = 80 dBμV		

- This value is only guaranteed in lab.
 - 1). Measured in the evaluation board (see Chapter 4), worst case in band.
 - 2). This is the level of divider interferences close to the IF frequency. For example channel S3: fOSC = 158.15 MHz, 1/4 fOSC = 39.5375 MHz. Divider interference is measured in the evaluation board (see Chapter 4).
 - 3). Channel S02 beat is the interfering product of f_{RF} , f_{IF} and f_{OSC} of channel S02, f_{beat} = 37.35 MHz. The possible mechanisms are f_{OSC} 2 x f_{IF} or 2 x f_{RFpix} f_{OSC} . Measured in the evaluation board (see Chapter 4).



5.2 Programming

Table 5-4 Bit	Table 5-4 Bit Allocation Read / Write									
Byte	MSB	bit6	bit5	bit4	bit3	bit2	bit1	LSB	Ack	Remark
Write Data	Write Data									
Address Byte	1	1	0	0	0	MA1	MA0	0	Α	
Progr. Divider Byte 1	0	N14	N13	N12	N11	N10	N9	N8	Α	
Progr. Divider Byte 2	N7	N6	N5	N4	N3	N2	N1	N0	А	
Control Byte	1	CP	T1	T0	СМ	RSA	RSB	os	Α	
Bandswitch Byte ^{1).}	Х	Х	Х	Х	P3	P2	P1	P0	Α	
Read Data										
Address Byte	1	1	0	0	0	MA1	MA0	1	Α	
Status Byte	POR	FL	x	х	Х	A2	A1	A0	Α	

^{1).} see Table 5-10 Bandswitching on page 12

Table 5-5 Description of symbols					
Symbol		Description			
MA0, MA1	Address selection bits (see	Table 5-6 Address selection on page 11)			
N14 to N0	programmable divider bits: N = 2 ¹⁴ x N14 + 2 ¹³ x N13	+ + 2 ³ x N3 + 2 ² x N2 + 2 ¹ x N1 + N0			
СР	charge pump current:	bit = 0: charge pump current = 50 μA bit = 1: charge pump current = 250μA			
T1, T0	test bits (see Table 5-7 Test mo	odes on page 11)			
CM	charge pump mode bit (see	charge pump mode bit (see Table 5-9 Charge pump current on page 12)			
RSA, RSB	reference divider bits (see Ta	reference divider bits (see Table 5-8 Reference divider ratio on page 11)			
OS	tuning amplifier control bit:	bit = 0: enable V _T bit = 1: disable V _T			
PLOW, PMID, PHIGH, see 5-10 on page 12	NPN ports control bits:	bit = 0: NPN open-collector output is inactive bit = 1: NPN open-collector output is active			
A0, A1, A2	ADC bits (see Table 5-11 A/D o	converter levels on page 13)			
FL	PLL lock flag	bit = 1: loop is locked			
POR	Power-on reset flag flag is set at power-on and	reset at the end of READ operation			
Х	don't care				



Table 5-6 Address selection							
Voltage at AS	MA1	MA0					
(00.1) * V _{CC}	0	0					
(0.20.3) * VCC or open circuit	0	1					
(0.40.6) * V _{CC}	1	0					
(0.91) * V _{CC}	1	1					

Table 5-7 Test modes							
Test mode	Mode	T1	T0				
Normal operation		0	0				
Charge pump output, CP is in high-impedance state	normal ^{1).}	0	1				
PMID = fdiv output, PLOW = fref output		1	0				
Extended operation	extended	1	1				

^{1).} In this mode the IC is compatible with TUA6024-S and TUA6024-K $\,$

Table 5-8 Reference divider ratio							
Reference divider ratio	Mode ^{1).}	T1	T0	RSA	RSB	fref ^{2).}	
		0	0				
80		0	1	Х	0	50 kHz	
		1	0				
		0	0		1	31.25 kHz	
128	normal	0	1	0			
		1	0				
		0	0	1	1	62.5 kHz	
64		0	1				
		1	0				
80				0	0	50 kHz	
128	extended	1	1	0	1	31.25 kHz	
24	- CALOTIAGA	'		1	0	166.7 kHz	
64				1	1	62.5 kHz	

^{1).} see Table 5-7 Test modes on page 11

2). With a 4 MHz quartz.

Table 5-9 Charge pump current							
Charge pump current	Mode ^{1).}	СР	T1	T0	СМ		
50 μA		0			х		
250 μΑ	normal	1	0	0	х		
50 μA		0			0		
125 μΑ	extended -	extended 0	0	1	1	1	
250 μΑ			•		0		
600 μA		1			1		

^{1).} see Table 5-7 Test modes on page 11

Table 5-10 Bandswitching					
Bit Designation		Р3	P2	P1	P0
Active Port	Pin				
PHIGH ^{1).}	17	0	0	0	0
PLOW	15	0	0	0	1
PMID	16	0	0	1	0
not used		0	0	1	1
PHIGH	17	0	1	0	0
PLOW	15	0	1	0	1
PMID	16	0	1	1	0
not used		0	1	1	1
PHIGH	17	1	0	0	0
PLOW	15	1	0	0	1
PMID	16	1	0	1	0
not used		1	0	1	1
PHIGH	17	1	1	0	0
PLOW	15	1	1	0	1
PMID	16	1	1	1	0
not used		1	1	1	1


^{1).} Default after power-on



Table 5-11 A/D converter levels								
Voltage at ADC	A2	A 1	A0					
(00.15)*V _{CC}	0	0	0					
(0.150.3)*V _{CC}	0	0	1					
(0.30.45)*V _{CC}	0	1	0					
(0.450.6)*V _{CC}	0	1	1					
(0.61)*V _{CC}	1	0	0					




5.3 I²C Bus Timing Diagram




5.4 Test Circuits

5.4.1 Gain (G_V) test Set-up in LOW/MID




- $Z_i >> 50 Ω => V_i = 2 x V_{meas} = 80 dBμV$
- V_i = V_{meas} + 6dB = 80 dBµV
- V₀ = V'_{meas} + 16 dB (transformer ratio N1:N2 and transformer loss)
- $G_v = 20 \log(V_0 / V_i)$

5.4.2 Gain (G_V) test Set-up in HIGH



- $V_i = V_{meas} = 70 \text{ dB}\mu\text{V}$
- V₀ = V'_{meas} + 16 dB (transformer ratio N1:N2 and transformer loss)
- $G_v = 20 \log(V_0 / V_i) + 1 dB (1 dB = insertion loss of balun)$

5.4.3 Matching circuit for optimum noise figure in LOW/MID




For $f_{RF} = 50 \text{ MHz}$

- loss = 0 dB
- image suppression = 16 dB

For $f_{RF} = 150 \text{ MHz}$

- loss = 1.3 dB
- image suppression = 13 dB

5.4.4 Noise Figure Test Set-up in LOW/MID




Wireless Components 5 - 16 Specification, July 2001


NFVHF2



5.4.5 Noise Figure Test Set-up in HIGH




5.4.6 Cross modulation Test Set-up in LOW/MID band



- $Z_i >> 50 Ω => V_i = 2 x V_{meas}$
- V'_{meas} = V₀ 16 dB (transformer ratio N1:N2 and transformer loss)
- wanted output signal at f_{pix}, V_o = 100 dBµV
- unwanted output signal at f_{snd}, 80 % AM modulated with 1 kHz




Cross modulation Test Set-up in HIGH band



- $V'_{meas} = V_0$ 16 dB (transformer ratio N1:N2 and transformer loss)
- wanted output signal at f_{pix} , $V_0 = 100 \text{ dB}\mu\text{V}$
- unwanted output signal at f_{snd} , 80 % AM modulated with 1 kHz

Measurement of freef and fdiv 5.4.8




freq_meas_cof

5.5 Electrical Diagrams


5.5.1 Input admittance (S11) of the LOW/MID band mixer input

 $Y_0 = 20mS$ (single ended)




5.5.2 Input impedance (S11) of the HIGH band mixer input

 $Z_0 = 50 \Omega$ (balanced)



5.5.3 Output admittance (S22) of the Mixer output

Y₀ = 20mS (balanced)



5.5.4 Output impedance (S22) of the IF output

 Z_0 = 50 Ω (single/ double ended)

