


Optimum AC performance of current feedback amplifiers in general and of the HA-5020 in particular depends upon careful selection of the feedback resistor,  $R_F$ . The benefit of higher usable bandwidth (compared with conventional voltage feedback amplifiers) and the ability to control the frequency response (by choosing the value of  $R_F$ ) carries an expense in that the design process becomes more complicated. This is particularly true if an intuitive knowledge of how the device will behave in the end application is lacking. The purpose of this App Note is to provide a conceptual foundation on which this intuitive knowledge can be built.

The choice of the optimum resistor value depends upon design goals for the application subject to conditions of closed loop gain, source impedance, and load. As a point of reference, typical curves are provided in the data sheet that show how the frequency response is affected by closed loop gain, feedback resistor value, and load resistance. Source impedance, if it is large, becomes a factor only in conjunction with capacitance at the inputs. The data sheet curves are all generated with a  $50\Omega$  source impedance.

To illustrate how one might approach the problem of selecting a feedback resistor based on closed loop gain, consider the simple model of Figure 1. Between the inputs is a unity gain voltage buffer with non-zero output impedance indicated by  $R_I$ . The transimpedance gain,  $R_Z$ , is a function of frequency having a high DC value that forces  $I_E$  to zero. The model's behavior is influenced by external elements consisting of a feedback network ( $R_F$  and  $R_G$ ), source and load impedances ( $R_S$  and  $R_L$ ), and stray capacitance at the amplifier's inputs ( $C_S$ ).



**FIGURE 1. SIMPLE CURRENT FEEDBACK AMPLIFIER MODEL**  
Derivation of the transfer function will confirm that the non-zero inverting input impedance,  $R_I$ , causes the circuit's bandwidth to degrade as the closed loop gain increases, while stray capacitance at the negative input gives rise to

gain peaking particularly at low gains (intuitively,  $C_S$  is in parallel with  $R_G$  causing the gain as determined by the feedback network to increase with frequency).

Gain peaking due to capacitance at the inverting input is most easily dealt with by placing a resistor in series with the positive input. If we assume that the stray capacitance at the positive input equals the stray at the negative input, we can choose  $R_S$  equal to the parallel combination of  $R_F$  and  $R_G$ . This introduces a pole at the positive input which cancels the zero at the negative input, thereby eliminating the gain peak. Note that any remaining gain peaking is a result of excessive phase shift around the loop. Excess phase shift around the loop can be reduced by increasing  $R_F$ .

Bandwidth degradation due to non-zero inverting input resistance is also easy to deal with as long as the product of the closed loop gain and the inverting input resistance does not exceed the optimum value for  $R_F$  in unity gain. By solving the transfer function for constant bandwidth, we arrive at the following equations for  $R_F$  and  $R_G$ :

$$R_F = R_{FO} - A_{CL} * R_I \tag{EQ. 1}$$

$$R_I = R_F / (A_{CL} - 1) \tag{EQ. 2}$$

Where,

$R_{FO}$  is the optimum value for unity gain ( $1000\Omega$ ),

$R_I$  is the inverting input impedance ( $75\Omega$ ), and

$A_{CL}$  is the desired closed loop gain.

A comparison between actual measured results in Figures 2 and 3 provides graphic reinforcement for the utility of these equations. Figure 2 illustrates the failure to consider stray input capacitance and inverting input resistance, while Figure 3 incorporates the lessons learned from analyzing our simple model.

In Figure 2, a family of closed loop gain curves was obtained on a representative unit using  $R_S = 50\Omega$  and constant  $R_F$  ( $R_F = R_{FO} = 1000\Omega$ ). The measured stray capacitance at either input was  $2pF$ . The results in Figure 3 were obtained from the same unit, except that (within the constraints of available standard resistor values)  $R_F$  and  $R_G$  were chosen according to the equations above and  $R_S$  was chosen to be equal to the parallel combination of  $R_F$  and  $R_G$ .

One limitation of the above model is that it does not include the effects of the load. In general if  $R_L$  is  $400\Omega$  or above, the response is independent of the load. If  $R_L$  is less than  $400\Omega$ , the response becomes more damped and the bandwidth degrades. Here again the bandwidth degradation can be compensated for by lowering the value of  $R_F$ .




FIGURE 2. FREQUENCY RESPONSE vs CLOSED LOOP GAIN USING FIXED  $R_F = 1k\Omega$ ,  $R_S = 50\Omega$ ,  $R_L = 402\Omega$

TABLE 1. RESISTOR VALUES FOR FIGURE 2

| $A_V$ | $R_F$ ( $\Omega$ ) | $R_G$ ( $\Omega$ ) | $R_S$ ( $\Omega$ ) | BW (MHz) | PEAKING (dB) |
|-------|--------------------|--------------------|--------------------|----------|--------------|
| +1    | 1K                 | -                  | 50                 | 97       | 1            |
| +2    | 1K                 | 1K                 | 50                 | 84       | <0           |
| +6    | 1K                 | 200                | 50                 | 22       | <0           |
| +10   | 1K                 | 110                | 50                 | 16       | <0           |




FIGURE 3. FREQUENCY RESPONSE vs CLOSED LOOP GAIN  $R_F = 1000-A_V(75\Omega)$ ,  $R_S = R_F \parallel R_G$ ,  $R_L = 402\Omega$

TABLE 2. RESISTOR VALUES FOR FIGURE 3

| $A_V$ | $R_F$ ( $\Omega$ ) | $R_G$ ( $\Omega$ ) | $R_S$ ( $\Omega$ ) | BW (MHz) | PEAKING (dB) |
|-------|--------------------|--------------------|--------------------|----------|--------------|
| +1    | 909                | -                  | 909                | 87       | 2            |
| +2    | 825                | 825                | 422                | 87       | 2            |
| +6    | 562                | 110                | 90.9               | 74       | 0.5          |
| +10   | 237                | 26.1               | 23.7               | 62       | 0.5          |

NOTE:  $R_F = 1000-A_V(75\Omega)$ ,  $R_S = R_F \parallel R_G$ ,  $R_L = 402\Omega$

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

*Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see web site [www.intersil.com](http://www.intersil.com)

### Sales Office Headquarters

#### NORTH AMERICA

Intersil Corporation  
P. O. Box 883, Mail Stop 53-204  
Melbourne, FL 32902  
TEL: (321) 724-7000  
FAX: (321) 724-7240

#### EUROPE

Intersil SA  
Mercure Center  
100, Rue de la Fusee  
1130 Brussels, Belgium  
TEL: (32) 2.724.2111  
FAX: (32) 2.724.22.05

#### ASIA

Intersil (Taiwan) Ltd.  
7F-6, No. 101 Fu Hsing North Road  
Taipei, Taiwan  
Republic of China  
TEL: (886) 2 2716 9310  
FAX: (886) 2 2715 3029