

**384-OUTPUT TFT-LCD SOURCE DRIVER
(COMPATIBLE WITH 64-GRAY SCALES)****DESCRIPTION**

The μ PD160061A is a source driver for TFT-LCDs capable of dealing with displays with 64-gray scales. Data input is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of 260,000 colors by output of 64 values γ -corrected by an internal D/A converter and 5-by-2 external power modules. Because the output dynamic range is as large as $V_{SS2} + 0.2$ V to $V_{DD2} - 0.2$ V, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and column line inversion when mounted on a single side, this source driver is equipped with a built-in 6-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a maximum clock frequency of 65 MHz when driving at 2.7 V, this driver is applicable to XGA-standard TFT-LCD panels and SXGA TFT-LCD panels.

FEATURES

- CMOS level input (2.3 to 3.6 V)
- 384 outputs
- Input of 6 bits (gray-scale data) by 6 dots
- Capable of outputting 64 values by means of 5-by-2 external power modules (10 units) and a D/A converter (R-DAC)
- Logic power supply voltage (V_{DD1}): 2.3 to 3.6 V
- Driver power supply voltage (V_{DD2}): 7.5 to 9.5 V
- High-speed data transfer: $f_{CLK} = 65$ MHz MAX. (internal data transfer speed when operating at $V_{DD1} = 2.7$ V)
40 MHz MAX. (internal data transfer speed when operating at $V_{DD1} = 2.3$ V)
- Output dynamic range: $V_{SS2} + 0.2$ V to $V_{DD2} - 0.2$ V
- Apply for dot-line inversion, n-line inversion and column line inversion
- Output voltage polarity inversion function (POL)
- Input data inversion function (capable of controlling by each input port) (POL21, POL22)
- Apply for heavy load, light load
- Semi slim-chip shaped


ORDERING INFORMATION

Part Number	Package
μ PD160061AN-xxx	TCP (TAB package)
μ PD160061ANL-xxx	COF (COF package)

Remark The TCP's external shape is customized. To order the required shape, so please contact one of our sales representatives.


The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

1. BLOCK DIAGRAM




Remark /xxx indicates active low signal.

2. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



3. PIN CONFIGURATION (Copper foil surface: Face-up)

www.DataSheet4U.com(μ PD160061AN-xxx: TCP (TAB package) / μ PD160061ANL-xxx: COF (COF package))

Remark This figure does not specify the TCP or COF package.

4. PIN FUNCTIONS

www.DataSheet4U.com

(1/2)

Pin Symbol	Pin Name	I/O	Description
S ₁ to S ₃₈₄	Driver output	Output	The D/A converted 64-gray-scale analog voltage is output.
D ₀₀ to D ₀₅	Display data input	Input	The display data is input with a width of 36 bits, viz., the gray scale data (6 bits) by 6 dots (2 pixels). D _{x0} : LSB, D _{x5} : MSB
D ₁₀ to D ₁₅			
D ₂₀ to D ₂₅			
D ₃₀ to D ₃₅			
D ₄₀ to D ₄₅			
D ₅₀ to D ₅₅			
R/L	Shift direction control	Input	These refer to the start pulse I/O pins when driver ICs are connected in cascade. Fetching of display data starts when H is read at the rising edge of CLK. R/L = H (right shift): STHR input, S ₁ →S ₃₈₄ , STHL output R/L = L (left shift): STHL input, S ₃₈₄ →S ₁ , STHR output
STHR	Right shift start pulse input/output	I/O	These refer to the start pulse I/O pins when driver ICs are connected in cascade. Fetching of display data starts when H is read at the rising edge of CLK. When right shift: STHR input, STHL output
STHL	Left shift start pulse input/output		When left shift: STHL input, STHR output A high level should be input as the pulse of one cycle of the clock signal. If the start pulse input is more than 2CLK, the first 1CLK of the high-level input is valid.
CLK	Shift clock input	Input	Refers to the shift register's shift clock input. The display data is incorporated into the data register at the rising edge. At the rising edge of the 64th after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-level driver. If 66th clock pulses are input after input of the start pulse, input of display data is halted automatically. The contents of the shift register are cleared at the STB's rising edge.
STB	Latch input	Input	The contents of the data register are transferred to the latch circuit at the rising edge. And, at the falling edge of the STB, the gray scale voltage is supplied to the driver. When STB = H period, driver output level is Hi-Z (High impedance). It is necessary to ensure input of one pulse per horizontal period.
POL	Polarity input	Input	POL = L: The S _{2n-1} output uses V ₀ to V ₄ as the reference supply. The S _{2n} output uses V ₅ to V ₉ as the reference supply. POL = H: The S _{2n-1} output uses V ₅ to V ₉ as the reference supply. The S _{2n} output uses V ₀ to V ₄ as the reference supply. S _{2n-1} indicates the odd output, and S _{2n} indicates the even output. Input of the POL signal is allowed the setup time (t _{POL-STB}) with respect to STB's rising edge.
POL21, POL22	Data inversion input	Input	Data inversion can invert when display data is loaded. POL21: D ₀₀ to D ₀₅ , D ₁₀ to D ₁₅ , D ₂₀ to D ₂₅ , data inversion can invert display data POL22: D ₃₀ to D ₃₅ , D ₄₀ to D ₄₅ , D ₅₀ to D ₅₅ , data inversion can invert display data POL21, POL22 = H: Data inversion loads display data after inverting it. POL21, POL22 = L: Data inversion does not invert input data.
LPC, HPC	Bias current control input	Input	Please refer to panel loads and driver power supply voltage (V _{DD2}), when set up these pins. Refer to 10. BIAS CURRENT CONTROL BY LPC AND HPC . LPC pin is pulled down to the V _{SS1} inside the IC, HPC pin is pulled up to the V _{DD1} inside the IC.

Pin Symbol	Pin Name	I/O	Description
SRC	High driving time control	Input	This pin is set up to high drive time of the output amplifier. Please decide the pin setting refer to panel loads and one horizontal period. SRC pin is pulled up to the V_{DD1} inside the IC. SRC = H or open: High drive time 64 CLK (Normally period mode) SRC = L: High drive time 128 CLK (Long time mode) Refer to 9. SRC AND HIGH DRIVE TIME.
V_0 to V_9	γ -corrected power supplies	–	Input the γ -corrected power supplies from outside by using operational amplifier. Make sure to maintain the following relationships. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. $V_{DD2} - 0.2 \text{ V} \geq V_0 > V_1 > V_2 > V_3 > V_4 \geq 0.5 V_{DD2}$ $V_{DD2} - 0.3 \text{ V} \geq V_5 > V_6 > V_7 > V_8 > V_9 \geq V_{SS2} + 0.2 \text{ V}$
V_{DD1}	Logic power supply	–	2.3 to 3.6 V
V_{DD2}	Driver power supply	–	7.5 to 9.5 V
V_{SS1}	Logic ground	–	Grounding
V_{SS2}	Driver ground	–	Grounding

Cautions 1. The power start sequence must be V_{DD1} , logic input, and V_{DD2} & V_0 to V_9 in that order.

Reverse this sequence to shut down.

2. To stabilize the supply voltage, please be sure to insert a $0.1 \mu\text{F}$ bypass capacitor between V_{DD1} to V_{SS1} and V_{DD2} to V_{SS2} . Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about $0.01 \mu\text{F}$ is also recommended between the γ -corrected power supply terminals ($V_0, V_1, V_2, \dots, V_9$) and V_{SS} .

5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

www.DataSheet4U.com

The μ PD160061A incorporates a 6-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode voltage. The D/A converter consists of ladder resistors and switches.

The ladder resistors (r_0 to r_{62}) are designed so that the ratio of LCD panel γ -compensated voltages to V_0' to V_{63}' and V_0'' to V_{63}'' is almost equivalent, resistor ratio is shown in Figure 5-2. For the 2 sets of five γ -compensated power supplies, V_0 to V_4 and V_5 to V_9 , respectively, input gray scale voltages of the same polarity with respect to the common voltage. When fine-gray scale voltage precision is not necessary, there is no need to connect a voltage follower circuit to the γ -compensated power supplies V_1 to V_3 and V_6 to V_8 .

Figure 5-1 shows the relationship between the driving voltages such as liquid-crystal driving voltages V_{DD2} and V_{SS2} , common electrode potential V_{COM} , and γ -corrected voltages V_0 to V_9 and the input data. Be sure to maintain the voltage relationships of below.

$$V_{DD2} - 0.2 \text{ V} \geq V_0 > V_1 > V_2 > V_3 > V_4 \geq 0.5 V_{DD2}$$

$$0.5 V_{DD2} - 0.3 \text{ V} \geq V_5 > V_6 > V_7 > V_8 > V_9 > V_{SS2} + 0.2 \text{ V}$$

Figures 5-2 indicates γ -corrected voltages and ladder resistors ratio. Figures 5-3 indicates the relationship between the input data and output voltage.

Figure 5-1. Relationship between Input Data and γ - corrected Power Supplies





Figure 5–2. γ -corrected Voltages and Ladder Resistors Ratio

www.DataSheet4U.com



Cautions1. There is no connection between V₄ and V₅ terminal in the IC.

2. The resistance ratio is a relative ratio in the case of setting the resistance minimum value to 1.

Figure 5–3. Relationship between Input Data and Output Voltage (POL21, POL22 = L)

Output Voltage 1: $V_{DD2} - 0.2 \text{ V} \geq V_0 > V_1 > V_2 > V_3 > V_4 \geq 0.5 \text{ V}_{DD2}$ Output Voltage 2: $0.5 \text{ V}_{DD2} - 0.3 \text{ V} \geq V_5 > V_6 > V_7 > V_8 > V_9 \geq V_{SS2} + 0.2 \text{ V}$

Input	Output Voltage 1		Output Voltage 2	
00H	V _{0'}	V ₀	V _{0'}	V ₉
01H	V _{1'}	V _{1+(V₀-V₁)x}	V ₁₊ (V ₉ -V ₉)x	1766 / 6351
02H	V _{2'}	V _{1+(V₀-V₁)x}	V ₂₊ (V ₉ -V ₉)x	2502 / 6351
03H	V _{3'}	V _{1+(V₀-V₁)x}	V ₃₊ (V ₉ -V ₉)x	3068 / 6351
04H	V _{4'}	V _{1+(V₀-V₁)x}	V ₄₊ (V ₉ -V ₉)x	3577 / 6351
05H	V _{5'}	V _{1+(V₀-V₁)x}	V ₅₊ (V ₉ -V ₉)x	3973 / 6351
06H	V _{6'}	V _{1+(V₀-V₁)x}	V ₆₊ (V ₉ -V ₉)x	4313 / 6351
07H	V _{7'}	V _{1+(V₀-V₁)x}	V ₇₊ (V ₉ -V ₉)x	4596 / 6351
08H	V _{8'}	V _{1+(V₀-V₁)x}	V ₈₊ (V ₉ -V ₉)x	4879 / 6351
09H	V _{9'}	V _{1+(V₀-V₁)x}	V ₉₊ (V ₉ -V ₉)x	5105 / 6351
0AH	V _{10'}	V _{1+(V₀-V₁)x}	V ₁₀₊ (V ₉ -V ₉)x	5331 / 6351
0BH	V _{11'}	V _{1+(V₀-V₁)x}	V ₁₁₊ (V ₉ -V ₉)x	5501 / 6351
0CH	V _{12'}	V _{1+(V₀-V₁)x}	V ₁₂₊ (V ₉ -V ₉)x	5671 / 6351
0DH	V _{13'}	V _{1+(V₀-V₁)x}	V ₁₃₊ (V ₉ -V ₉)x	5841 / 6351
0EH	V _{14'}	V _{1+(V₀-V₁)x}	V ₁₄₊ (V ₉ -V ₉)x	6011 / 6351
0FH	V _{15'}	V _{1+(V₀-V₁)x}	V ₁₅₊ (V ₉ -V ₉)x	6181 / 6351
10H	V _{16'}	V ₁	V _{16'}	V ₈
11H	V _{17'}	V _{2+(V₁-V₂)x}	V ₁₇₊ (V ₇ -V ₈)x	152 / 2425
12H	V _{18'}	V _{2+(V₁-V₂)x}	V ₁₈₊ (V ₇ -V ₈)x	304 / 2425
13H	V _{19'}	V _{2+(V₁-V₂)x}	V ₁₉₊ (V ₇ -V ₈)x	456 / 2425
14H	V _{20'}	V _{2+(V₁-V₂)x}	V ₂₀₊ (V ₇ -V ₈)x	608 / 2425
15H	V _{21'}	V _{2+(V₁-V₂)x}	V ₂₁₊ (V ₇ -V ₈)x	761 / 2425
16H	V _{22'}	V _{2+(V₁-V₂)x}	V ₂₂₊ (V ₇ -V ₈)x	913 / 2425
17H	V _{23'}	V _{2+(V₁-V₂)x}	V ₂₃₊ (V ₇ -V ₈)x	1065 / 2425
18H	V _{24'}	V _{2+(V₁-V₂)x}	V ₂₄₊ (V ₇ -V ₈)x	1215 / 2425
19H	V _{25'}	V _{2+(V₁-V₂)x}	V ₂₅₊ (V ₇ -V ₈)x	1365 / 2425
1AH	V _{26'}	V _{2+(V₁-V₂)x}	V ₂₆₊ (V ₇ -V ₈)x	1515 / 2425
1BH	V _{27'}	V _{2+(V₁-V₂)x}	V ₂₇₊ (V ₇ -V ₈)x	1665 / 2425
1CH	V _{28'}	V _{2+(V₁-V₂)x}	V ₂₈₊ (V ₇ -V ₈)x	1817 / 2425
1DH	V _{29'}	V _{2+(V₁-V₂)x}	V ₂₉₊ (V ₇ -V ₈)x	1969 / 2425
1EH	V _{30'}	V _{2+(V₁-V₂)x}	V ₃₀₊ (V ₇ -V ₈)x	2121 / 2425
1FH	V _{31'}	V _{2+(V₁-V₂)x}	V ₃₁₊ (V ₇ -V ₈)x	2273 / 2425
20H	V _{32'}	V ₂	V _{32'}	V ₇
21H	V _{33'}	V _{3+(V₂-V₃)x}	V ₃₃₊ (V ₆ -V ₇)x	156 / 2500
22H	V _{34'}	V _{3+(V₂-V₃)x}	V ₃₄₊ (V ₆ -V ₇)x	312 / 2500
23H	V _{35'}	V _{3+(V₂-V₃)x}	V ₃₅₊ (V ₆ -V ₇)x	468 / 2500
24H	V _{36'}	V _{3+(V₂-V₃)x}	V ₃₆₊ (V ₆ -V ₇)x	624 / 2500
25H	V _{37'}	V _{3+(V₂-V₃)x}	V ₃₇₊ (V ₆ -V ₇)x	780 / 2500
26H	V _{38'}	V _{3+(V₂-V₃)x}	V ₃₈₊ (V ₆ -V ₇)x	936 / 2500
27H	V _{39'}	V _{3+(V₂-V₃)x}	V ₃₉₊ (V ₆ -V ₇)x	1092 / 2500
28H	V _{40'}	V _{3+(V₂-V₃)x}	V ₄₀₊ (V ₆ -V ₇)x	1248 / 2500
29H	V _{41'}	V _{3+(V₂-V₃)x}	V ₄₁₊ (V ₆ -V ₇)x	1404 / 2500
2AH	V _{42'}	V _{3+(V₂-V₃)x}	V ₄₂₊ (V ₆ -V ₇)x	1560 / 2500
2BH	V _{43'}	V _{3+(V₂-V₃)x}	V ₄₃₊ (V ₆ -V ₇)x	1716 / 2500
2CH	V _{44'}	V _{3+(V₂-V₃)x}	V ₄₄₊ (V ₆ -V ₇)x	1873 / 2500
2DH	V _{45'}	V _{3+(V₂-V₃)x}	V ₄₅₊ (V ₆ -V ₇)x	2030 / 2500
2EH	V _{46'}	V _{3+(V₂-V₃)x}	V ₄₆₊ (V ₆ -V ₇)x	2187 / 2500
2FH	V _{47'}	V _{3+(V₂-V₃)x}	V ₄₇₊ (V ₆ -V ₇)x	2344 / 2500
30H	V _{48'}	V ₃	V _{48'}	V ₆
31H	V _{49'}	V _{4+(V₃-V₄)x}	V ₄₉₊ (V ₅ -V ₆)x	175 / 4573
32H	V _{50'}	V _{4+(V₃-V₄)x}	V ₅₀₊ (V ₅ -V ₆)x	350 / 4573
33H	V _{51'}	V _{4+(V₃-V₄)x}	V ₅₁₊ (V ₅ -V ₆)x	525 / 4573
34H	V _{52'}	V _{4+(V₃-V₄)x}	V ₅₂₊ (V ₅ -V ₆)x	700 / 4573
35H	V _{53'}	V _{4+(V₃-V₄)x}	V ₅₃₊ (V ₅ -V ₆)x	876 / 4573
36H	V _{54'}	V _{4+(V₃-V₄)x}	V ₅₄₊ (V ₅ -V ₆)x	1108 / 4573
37H	V _{55'}	V _{4+(V₃-V₄)x}	V ₅₅₊ (V ₅ -V ₆)x	1340 / 4573
38H	V _{56'}	V _{4+(V₃-V₄)x}	V ₅₆₊ (V ₅ -V ₆)x	1572 / 4573
39H	V _{57'}	V _{4+(V₃-V₄)x}	V ₅₇₊ (V ₅ -V ₆)x	1804 / 4573
3AH	V _{58'}	V _{4+(V₃-V₄)x}	V ₅₈₊ (V ₅ -V ₆)x	2093 / 4573
3BH	V _{59'}	V _{4+(V₃-V₄)x}	V ₅₉₊ (V ₅ -V ₆)x	2438 / 4573
3CH	V _{60'}	V _{4+(V₃-V₄)x}	V ₆₀₊ (V ₅ -V ₆)x	2840 / 4573
3DH	V _{61'}	V _{4+(V₃-V₄)x}	V ₆₁₊ (V ₅ -V ₆)x	3242 / 4573
3EH	V _{62'}	V _{4+(V₃-V₄)x}	V ₆₂₊ (V ₅ -V ₆)x	3701 / 4573
3FH	V _{63'}	V ₄	V _{63'}	V ₅

6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

www.DataSheet4U.com

Data format : 6 bits x 2 RGBs (6 dots)

Input width : 36 bits (2-pixel data)

(1) R,L = H (Right shift)

Output	S ₁	S ₂	S ₃	S ₄	...	S ₅₂₇	S ₃₈₄
Data	D ₀₀ to D ₀₅	D ₁₀ to D ₁₅	D ₂₀ to D ₂₅	D ₃₀ to D ₃₅	...	D ₄₀ to D ₄₅	D ₅₀ to D ₅₅

(2) R,L = L (Left shift)

Output	S ₁	S ₂	S ₃	S ₄	...	S ₅₂₇	S ₃₈₄
Data	D ₀₀ to D ₀₅	D ₁₀ to D ₁₅	D ₂₀ to D ₂₅	D ₃₀ to D ₃₅	...	D ₄₀ to D ₄₅	D ₅₀ to D ₅₅

POL	Note S _{2n-1}	Note S _{2n}
L	V ₀ to V ₄	V ₅ to V ₉
H	V ₅ to V ₉	V ₀ to V ₄

Note S_{2n-1} (Odd output), S_{2n} (Even output)

7. RELATIONSHIP BETWEEN STB CLK AND OUTPUT WAVEFORM

www.DataSheet4U.com

Figure 7-1. Input Circuit Block Diagram





Figure 7-2. Output Circuit Timing Waveform




STB = H is loaded with the rising edge of CLK[1]. However, when not satisfying the specification of $f_{STB-CLK}$, STB = H is loaded with the rising edge of the next CLK[1']. Latch operation of display data is completed with the falling edge of the next CLK which loaded STB = H. Therefore, in order to complete latch operation of display data, it is necessary to input at least 2 CLK in STB = H period. Besides, after loading STB=H to the timing of [1], it is necessary to continue inputting CLK.

8. RELATIONSHIP BETWEEN STB, POL AND OUTPUT WAVEFORM

www.DataSheet4U.com

When the STB is high level, all outputs became Hi-Z and the gray-scale voltage is output to the LCD in synchronization with the falling edge of STB.

Therefore, high drive time of the output amplifier as below is determined by the CLK number of the required SRC pin setting. Be sure to avoid using such as extremely changing the CLK frequency (ex. CLK stop).




9. SRC AND HIGH DRIVE TIME

The μ PD160061A can control high drive time of the output amplifier by SRC pin logic (refer to below figure).

SRC = H or open (high drive time: standard mode): High drive time (PWhp) of the output amplifier is in 64 CLK period from falling edge of the STB.

SRC = L (high drive time: long-term mode): High drive time (PWhp) of the output amplifier is in 128 CLK period from falling edge of the STB.




We recommend a thorough simulation of the output amplifier in advance when set the SRC pin.

10. BIAS CURRENT CONTROL BY LPC AND HPC

www.DataSheet4U.com

The μ PD160061A can control the bias current of the output amplifier in high drive period and low drive period.

Bias Current	LPC	HPC
High	H	L
Middle	H or open	L
Normal	L or open	H or open
Low	H	H or open



We recommend a thorough simulation of the output amplifier in advance, when set the LPC and HPC pins.

Refer to the table below for the example of the combination of setting level and panel load, with driver part supply voltage.

	Example of Condition	LPC	HPC	SRC
Example 1	Load: $R_L = 5 \text{ k}\Omega$, $C_L = 75 \text{ pF}$	L or open	L	H or open
	Driver part supply voltage: $V_{DD2} = 7.5 \text{ V}$	Bias current mode: Middle		
Example 2	Load: $R_L = 5 \text{ k}\Omega$, $C_L = 75 \text{ pF}$	L or open	H or open	H or open
	Driver part supply voltage: $V_{DD2} = 9.0 \text{ V}$	Bias current mode: Normal		
Example 3	Load: $R_L = 40 \text{ k}\Omega$, $C_L = 80 \text{ pF}$	H	L	L
	Driver part supply voltage: $V_{DD2} = 9.0 \text{ V}$	Bias current mode: High		

11. ELECTRICAL SPECIFICATIONS

www.DataSheet4U.com

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0 \text{ V}$)

Parameter	Symbol	Rating	Unit
Logic Part Supply Voltage	V_{DD1}	−0.5 to +4.0	V
Driver Part Supply Voltage	V_{DD2}	−0.5 to +10.0	V
Logic Part Input Voltage	V_{I1}	−0.5 to $V_{DD1} + 0.5$	V
Driver Part Input Voltage	V_{I2}	−0.5 to $V_{DD2} + 0.5$	V
Logic Part Output Voltage	V_{O1}	−0.5 to $V_{DD1} + 0.5$	V
Driver Part Output Voltage	V_{O2}	−0.5 to $V_{DD2} + 0.5$	V
Operating Ambient Temperature	T_A	−10 to +75	°C
Storage Temperature	T_{stg}	−55 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range ($T_A = −10 \text{ to } +75^\circ\text{C}$, $V_{SS1} = V_{SS2} = 0 \text{ V}$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Logic Part Supply Voltage	V_{DD1}		2.3		3.6	V
Driver Part Supply Voltage	V_{DD2}		7.5	8.5	9.5	V
High-Level Input Voltage	V_{IH}		0.7 V_{DD1}		V_{DD1}	V
Low-Level Input Voltage	V_{IL}		0		0.3 V_{DD1}	V
γ -Corrected Voltage	V_0 to V_4	$7.5 \text{ V} \leq V_{DD1} \leq 9.5 \text{ V}$	0.5 V_{DD2}		$V_{DD2} - 0.2$	V
	V_5 to V_9	$7.5 \text{ V} \leq V_{DD1} < 8.5 \text{ V}$	0.2		0.5 $V_{DD2} - 0.3$	V
		$8.5 \text{ V} \leq V_{DD1} \leq 9.5 \text{ V}$	0.2		0.5 V_{DD2}	V
Driver Part Output Voltage	V_O		0.2		$V_{DD2} - 0.2$	V
Clock Frequency	f_{CLK}	$2.3 \text{ V} \leq V_{DD1} < 2.7 \text{ V}$			40	MHz
		$2.7 \text{ V} \leq V_{DD1} \leq 3.6 \text{ V}$			65	MHz

★ Electrical Characteristics ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 2.3$ to 3.6 V, $V_{DD2} = 7.5$ to 9.5 V, $V_{SS1} = V_{SS2} = 0$ V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input Leak Current	I_{IL}	Except LPC, HPC, SRC			± 1.0	μA
		LPC, HPC, SRC			± 150	μA
High-Level Output Voltage	V_{OH}	STHR (STHL), $I_{OH} = 0$ mA	$V_{DD1} - 0.1$			V
Low-Level Output Voltage	V_{OL}	STHR (STHL), $I_{OL} = 0$ mA			0.1	V
γ -Corrected Resistance	R_γ	V_0 to $V_4 = V_5$ to $V_9 = 4.0$ V, $V_{DD2} = 8.5$ V	7.9	15.8	23.7	k Ω
Driver Output Current	I_{VOH}	$V_{DD2} = 8.0$ V, $V_x = 7.0$ V, $V_{OUT} = 6.5$ V			-20	μA
	I_{VOL}	$V_{DD2} = 8.0$ V, $V_x = 1.0$ V, $V_{OUT} = 1.5$ V	20			μA
Output Voltage Deviation	ΔV_O	$T_A = 25^\circ\text{C}$,		± 10	± 20	mV
Output Swing Difference Deviation	ΔV_{P-P}	$V_{DD1} = 3.3$ V, $V_{DD2} = 8.5$ V, $V_{OUT} = 2.0$ V, 4.25 V, 6.5 V		± 3	± 15	mV
Logic Part Dynamic Current Consumption	I_{DD1}	V_{DD1}		4	12	mA
Driver Part Dynamic Current Consumption	I_{DD2}	V_{DD2} , with no load		3.5	8	mA

Notes1. V_x refers to the output voltage of analog output pins S₁ to S₃₈₄. V_{OUT} refers to the voltage applied to analog output pins S₁ to S₃₈₄.


2. Specified at $f_{STB} = 65$ kHz and $f_{CLK} = 54$ MHz.
3. The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.
4. Refers to the current consumption per driver when cascades are connected under the assumption of XGA single-sided mounting (8 units).

Switching Characteristics ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 2.3$ to 3.6 V, $V_{DD2} = 7.5$ to 9.5 V, $V_{SS1} = V_{SS2} = 0$ V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Start Pulse Delay Time	t_{PLH1}	$C_L = 15$ pF, 2.3 V $\leq V_{DD1} < 2.7$ V			20	ns
		$C_L = 10$ pF, 2.7 V $\leq V_{DD1} \leq 3.6$ V			10.5	ns
	t_{PLH1}	$C_L = 10$ pF, 2.3 V $\leq V_{DD1} < 2.7$ V			20	ns
		$C_L = 10$ pF, 2.7 V $\leq V_{DD1} \leq 3.6$ V			10.5	ns
Driver Output Delay Time	t_{PLH2}	$C_L = 75$ pF, $R_L = 5$ k Ω ,			5	μs
	t_{PLH3}	LPC = L or open,			8	μs
	t_{PHL2}	HPC = H or open,			5	μs
	t_{PHL3}	SRC = H or open			8	μs
Input Capacitance	C_{I1}	Logic input of exclude STHR (STHL), $T_A = 25^\circ\text{C}$			10	pF
	C_{I2}	STHR (STHL), $T_A = 25^\circ\text{C}$			5	pF

<Measurement condition>

$$R_{Ln} = 1 \text{ k}\Omega, C_{Ln} = 15 \text{ pF}$$



Timing Requirements ($T_A = -10$ to $+75^\circ\text{C}$, $V_{DD1} = 2.3$ to 3.6 V , $V_{SS1} = 0\text{ V}$, $t_r = t_f = 5.0\text{ ns}$)


www.DataSheet4U.com

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PW_{CLK}	$2.3\text{ V} \leq V_{DD1} < 2.7\text{ V}$	25			ns
		$2.7\text{ V} \leq V_{DD1} \leq 3.6\text{ V}$	15			ns
Clock Pulse High Period	$PW_{CLK(H)}$	$2.3\text{ V} \leq V_{DD1} < 2.7\text{ V}$	6			ns
		$2.7\text{ V} \leq V_{DD1} \leq 3.6\text{ V}$	4			ns
Clock Pulse Low Period	$PW_{CLK(L)}$	$2.3\text{ V} \leq V_{DD1} < 2.7\text{ V}$	6			ns
		$2.7\text{ V} \leq V_{DD1} \leq 3.6\text{ V}$	4			ns
Data Setup Time	t_{SETUP1}		4			ns
Data Hold Time	t_{HOLD1}		0			ns
Start Pulse Setup Time	t_{SETUP2}		4			ns
Start Pulse Hold Time	t_{HOLD2}		0			ns
POL21, POL22 Setup Time	t_{SETUP3}		4			ns
POL21, POL22 Hold Time	t_{HOLD3}		0			ns
STB Pulse Width	PW_{STB}		2			CLK
Last Data Timing	t_{LDT}		2			CLK
STB-CLK Time	$t_{STB-CLK}$	$STB \uparrow \rightarrow CLK \uparrow$	9			ns
Time Between STB and Start Pulse	$t_{STB-STH}$	$STB \uparrow \rightarrow STHR(STHL) \uparrow$	2			CLK
POL-STB Time	$t_{POL-STB}$	$POL \uparrow \text{ or } \downarrow \rightarrow STB \uparrow$	-5			ns
STB-POL Time	$t_{STB-POL}$	$STB \downarrow \rightarrow POL \downarrow \text{ or } \uparrow$	6			ns

Remark Unless otherwise specified, the input level is defined to be $V_{IH} = 0.7\text{ V}_{DD1}$, $V_{IL} = 0.3\text{ V}_{DD1}$.

SWITCHING CHARACTERISTICS WAVEFORM (R_L/L = H)

Unless otherwise specified, the input level is defined to be $V_{IH} = 0.7 V_{DD1}$, $V_{IL} = 0.3 V_{DD1}$.



12. RECOMMENDED MOUNTING CONDITIONS

www.DataSheet4U.com

The following conditions must be met for mounting conditions of the μ PD160061A.

For more details, refer to the **Semiconductor Device Mount Manual**

(<http://www.necel.com/pkg/en/mount/index.html>).

Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions.

μ PD160061AN - xxx: TCP (TAB package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C, heating for 2 to 3 seconds, pressure 100 g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C, pressure 3 to 8 kg/cm ² , time 3 to 5 seconds. Real bonding 165 to 180°C, pressure 25 to 45 kg/cm ² , time 30 to 40 seconds. (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.)

Caution To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.

NOTES FOR CMOS DEVICESwww.DataSheet4U.com**① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.