Power MOSFET 30 V, 74 A, Single N-Channel, SO-8 FL

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These are Pb–Free Devices

Applications

- CPU Power Delivery
- DC–DC Converters


www.DceaLlowSideSwitching



ON Semiconductor®


http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
30 V	5.0 mΩ @ 10 V	
	7.5 mΩ @ 4.5 V	74 A




Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



N-CHANNEL MOSFET



ORDERING INFORMATION

Device	Package	Shipping [†]
NTMFS4837NT1G	SO–8 FL (Pb–Free)	1500 / Tape & Reel
NTMFS4837NT3G	SO–8 FL (Pb–Free)	5000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ extsf{ heta}JC}$	2.65	
Junction-to-Ambient - Steady State (Note 1)	R_{\thetaJA}	56.75	°C/W
Junction-to-Ambient - Steady State (Note 2)	R_{\thetaJA}	142.2	

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
Surface-mounted on FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 V, I_D = 250 \mu A$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} / T _J				25		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V,$	T _J = 25 °C			1	
		$V_{DS} = 24 V$	T _J = 125°C			10	μA
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$	= 250 μA	1.5		2.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.7		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	$V_{GS} = 10 V to$	I _D = 30 A		3.5	5.0	mΩ
		11.5 V	I _D = 15 A		3.5		
		V _{GS} = 4.5 V	I _D = 30 A		5.9	7.5	
			I _D = 15 A		5.9		
Forward Transconductance	9 FS	V _{DS} = 15 V, I _D = 15 A			15		S
CHARGES AND CAPACITANCES	.						
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 12 V			2048		pF
Output Capacitance	C _{OSS}				444		
Reverse Transfer Capacitance	C _{RSS}				239		
Total Gate Charge	Q _{G(TOT)}				14.2	22	<u>†</u>
Threshold Gate Charge	Q _{G(TH)}	-			2.98		1
Gate-to-Source Charge	Q _{GS}	V _{GS} = 4.5 V, V _{DS} = 1	5 V; I _D = 30 A		5.7		nC
Gate-to-Drain Charge	Q _{GD}				6.7		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 11.5 V, V _{DS} = 15 V; I _D = 15 A			34.2		nC
SWITCHING CHARACTERISTICS (Note 4)							
Turn–On Delay Time	t _{d(ON)}				14.2		
Rise Time	t _r	V_{GS} = 4.5 V, V_{DS} = 15 V, I_D = 15 A, R _G = 3.0 Ω			55		ns
Turn–Off Delay Time	t _{d(OFF)}				19		
Fall Time	t _f				10		
Turn–On Delay Time	t _{d(ON)}	V _{GS} = 11.5 V, V _{DS} = 15 V, I _D = 15 A, R _G = 3.0 Ω			8.5		ns
Rise Time	t _r				25.6		
Turn–Off Delay Time	t _{d(OFF)}			1	25.2		
Fall Time	t _f				9.2		

3. Pulse Test: pulse width \leq 300 $\mu s,$ duty cycle \leq 2%.

4. Switching characteristics are independent of operating junction temperatures.


ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit	
DRAIN-SOURCE DIODE CHARACTERISTICS								
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V.$	$T_J = 25^{\circ}C$		0.85	1.2	N	
		$V_{GS} = 0 V,$ $I_{S} = 30 A$	T _J = 125°C		0.72		V	
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, dl _S /dt = 100 A/μs, l _S = 30 A			24		ns	
Charge Time	t _a				13			
Discharge Time	t _b				11			
Reverse Recovery Charge	Q _{RR}				14		nC	
PACKAGE PARASITIC VALUES								
Source Inductance	L _S				0.93		nH	
Drain Inductance	L _D				0.005			
Gate Inductance	L _G	$T_A = 25^{\circ}$		1.84				
Gate Resistance	R _G	1			2.8		Ω	

www.D

3. Pulse Test: pulse width \leq 300 µs, duty cycle \leq 2%.

4. Switching characteristics are independent of operating junction temperatures.









Figure 13. EAS vs. Pulse Width

PULSE WIDTH (µs)

PACKAGE DIMENSIONS

SO-8 FLAT LEAD (DFN6) CASE 488AA-01

ISSUE B



5

D2

BOTTOM VIEW

G

NOTES:

 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
CONTROLLING DIMENSION: MILLIMETER.

 CONTROLLING DIMENSION: MILLIMETER.
DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE BURRS.

BURRS.						
	MILLIMETERS					
DIM	MIN	NOM	MAX			
Α	0.90	0.99	1.20			
A1	0.00		0.05			
b	0.33	0.41	0.51			
С	0.23	0.28	0.33			
D	5.15 BSC					
D1	4.50	4.90	5.10			
D2	3.50		4.22			
Е	6.15 BSC					
E1	5.50	5.80	6.10			
E2	3.45		4.30			
е		1.27 BSC				
G	0.51	0.61	0.71			
ĸ	0.51					
L	0.51	0.61	0.71			
L1	0.05	0.17	0.20			
М	3.00	3.40	3.80			
θ	0 °		12 °			

STYLE 1:

PIN 1. SOURCE 2. SOURCE

3. SOURCE 4. GATE

5. DRAIN 6. DRAIN

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use to all applicable coyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.