# HYB18H512321BF-11/12/14 HYB18H512321BF-08/10

512-Mbit GDDR3 Graphics RAM GDDR3 Graphics RAM RoHS compliant



Rev. 1.1





HYB18H512	HYB18H512321BF-11/12/14 HYB18H512321BF-08/10 Revision History: 2007-09, Rev. 1.1					
Page	Subjects (major changes since last revision)					
34	Table 41 max. CL changed from 16 to 13					
Previous Revision: Rev. 1.0, 2007-05						
34	Table 41 - Timing Parameters for -8 updated					

#### **We Listen to Your Comments**

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: techdoc@qimonda.com



## 1 Overview

This chapter lists all main features of the product family HYB18H512321BF and the ordering information.

#### 1.1 Features

- 2.0 V  $V_{\rm DDQ}$  IO voltage HYB18H512321BF=08/10
- + 2.0 V  $V_{\rm DD}$  core voltage HYB18H512321BF–08/10
- 1.8 V  $V_{\rm DDQ}$  IO voltage HYB18H512321BF-11/12/14
- 1.8 V  $V_{\rm DD}$  core voltage HYB18H512321BF-11/12/14
- Organization: 2048K × 32 × 8 banks
- 4096 rows and 512 columns (128 burst start locations) per bank
- Differential clock inputs (CLK and CLK)
- CAS latencies of 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17
- Write latencies of 3, 4, 5, 6, 7
- · Burst sequence with length of 4, 8.
- · 4n pre fetch
- · Short RAS to CAS timing for Writes
- t<sub>RAS</sub> Lockout support
- $t_{\text{WR}}$  programmable for Writes with Auto-Precharge

- · Data mask for write commands
- Single ended READ strobe (RDQS) per byte. RDQS edgealigned with READ data
- Single ended WRITE strobe (WDQS) per byte. WDQS center-aligned with WRITE data
- DLL aligns RDQS and DQ transitions with Clock
- Programmable IO interface including on chip termination (ODT)
- Autoprecharge option with concurrent auto precharge support
- 8k Refresh (32ms)
- · Autorefresh and Self Refresh
- PG-TFBGA-136 package (10mm × 14mm)
- · Calibrated output drive. Active termination support
- RoHS Compliant Product<sup>1)</sup>



## TABLE 1 Ordering Information

Ordering information									
Part Number <sup>1)</sup>	Organisation	Clock (MHz)	Package						
HYB18H512321BF-11/12/14	×32	1200/1000/900/800/700	PG-TFBGA-136						
HYB18H512321BF-08/10									

<sup>1)</sup> HYB: designator for memory components

18H:  $V_{\rm DDQ}$  = 1.8 V 512: 512-Mbit density 32: Organization B: Product revision F: Lead- and Halogen-Free

<sup>1)</sup> RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.



## 1.2 Description

The Qimonda 512-Mbit GDDR3 Graphics RAM is a high speed memory device, designed for high bandwidth intensive applications like PC graphics systems. The chip's 8 bank architecture is optimized for high speed.

HYB18H512321BF uses a double data rate interface and a 4n-pre fetch architecture. The GDDR3 interface transfers two 32 bit wide data words per clock cycle to/from the I/O pins. Corresponding to the 4n-pre fetch a single write or read access consists of a 128 bit wide, one-clock-cycle data transfer at the internal memory core and four corresponding 32 bit wide, one-half-clock-cycle data transfers at the I/O pins.

Single-ended unidirectional Read and Write Data strobes are transmitted simultaneously with Read and Write data respectively in order to capture data properly at the receivers of both the Graphics SDRAM and the controller. Data strobes are organized per byte of the 32 bit wide interface. For read commands the RDQS are edge-aligned with data, and the WDQS are centeraligned with data for write commands.

The HYB18H512321BF operates from a differential clock (CLK and  $\overline{\text{CLK}}$ ). Commands (addresses and control signals) are registered at every positive edge of CLK. Input data is registered on both edges of WDQS, and output data is referenced to both edges of RDQS.

In this document references to "the positive edge of CLK" imply the crossing of the positive edge of CLK and the negative edge of CLK. Similarly, the "negative edge of CLK" refers to the crossing of the negative edge of CLK and the positive edge of CLK. References to RDQS are to be interpreted as any or all RDQS<3:0>. WDQS, DM and DQ should be interpreted in a similar fashion.

Read and write accesses to the HYB18H512321BF are burst oriented. The burst length is fixed to 4 and 8 and the two least significant bits of the burst address are "Don't Care" and internally set to LOW. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and the row to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the column location for the burst access. Each of the 8 banks consists of 4096 row locations and 512 column locations. An AUTO PRECHARGE function can be combined with READ and WRITE to provide a self-timed row precharge that is initiated at the end of the burst access. The pipe lined, multibank architecture of the HYB18H512321BF allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

The "On Die Termination" interface (ODT) is optimized for high frequency digital data transfers and is internally controlled. The termination resistor value can be set using an external ZQ resistor or disabled through the Extended Mode Register.

The output driver impedance can be set using the Extended Mode Register. It can either be set to ZQ / 6 (auto calibration) or to 35, 40 or 45 Ohms.

Auto Refresh and Power Down with Self Refresh operations are supported.

An industrial standard PG-TFBGA-136 package is used which enables ultra high speed data transfer rates and a simple upgrade path from former DDR Graphics SDRAM products.



# Configuration

				Ballo	out 512-	-Mbit (	SDDR	3 Grap	hics R	AM [To	p Viev
1	2	3	4	5	6	7	8	9	10	11	12
$V_{DDQ}$	$V_{DD}$	$V_{\rm SS}$	ZQ		Α			MF	$V_{\mathrm{SS}}$	$V_{DD}$	$V_{DDQ}$
$V_{\mathrm{SSQ}}$	DQ0	DQ1	$V_{\mathrm{SSQ}}$		В			$V_{\mathrm{SSQ}}$	DQ9	DQ8	$V_{\mathrm{SSQ}}$
$V_{DDQ}$	DQ2	DQ3	$V_{DDQ}$		С			$V_{DDQ}$	DQ11	DQ10	$V_{DDQ}$
$V_{\mathrm{SSQ}}$	WDQS0	RDQS0	$V_{\mathrm{SSQ}}$		D			$V_{\mathrm{SSQ}}$	RDQS1	WDQS1	$V_{\mathrm{SSQ}}$
$V_{DDQ}$	DQ4	DM0	$V_{DDQ}$		Е			$V_{DDQ}$	DM1	DQ12	$V_{DDQ}$
$V_{DD}$	DQ6	DQ5	CAS		F			cs	DQ13	DQ14	$V_{DD}$
$V_{\rm SS}$	$V_{\mathrm{SSQ}}$	DQ7	BA0		G			BA1	DQ15	$V_{\mathrm{SSQ}}$	$V_{\mathrm{SS}}$
$V_{REF}$	A1	RAS	CKE		Н			WE	BA2	A5	$V_{REF}$
$V_{\rm SS}$	RFU	RFU	$V_{DDQ}$		J			$V_{DDQ}$	 CK	СК	$V_{\mathrm{SS}}$
$V_{DD}$	A10	A2	A0		K			A4	A6	A8/AP	$V_{DD}$
$V_{\mathtt{SS}}$	$V_{\mathrm{SSQ}}$	DQ25	A11		L			A7	DQ17	$V_{\mathtt{SSQ}}$	$V_{\rm SS}$
$V_{DD}$	DQ24	DQ27	А3		М			A9	DQ19	DQ16	$V_{DD}$
$V_{DDQ}$	DQ26	DM3	$V_{DDQ}$		N			$V_{DDQ}$	DM2	DQ18	$V_{DDQ}$
$V_{\mathrm{SSQ}}$	WDQS3	RDQS3	$V_{\mathrm{SSQ}}$		Р			$V_{\rm SSQ}$	RDQS2	WDQS2	$V_{\mathrm{SSQ}}$
$V_{DDQ}$	DQ28	DQ29	$V_{DDQ}$		R			$V_{DDQ}$	DQ21	DQ20	$V_{DDQ}$
$V_{\mathrm{SSQ}}$	DQ30	DQ31	$V_{\mathrm{SSQ}}$		Т			$V_{\rm SSQ}$	DQ23	DQ22	$V_{\mathrm{SSQ}}$
$V_{DDQ}$	$V_{DD}$	$V_{\mathtt{SS}}$	SEN		V			RESET	$V_{\mathtt{SS}}$	$V_{DD}$	$V_{DDQ}$



## 2.1 Ball Definition and Description

		TABLE 2 Ball Description
Ball	Туре	Detailed Function
CLK, CLK	Input	Clock:  CLK and CLK are differential clock inputs. Address and command inputs are latched on the positive edge of CLK. Graphics SDRAM outputs (RDQS, DQs) are referenced to CLK. CLK and CLK are not internally terminated.
CKE	Input	Clock Enable:  CKE HIGH activates and CKE LOW deactivates the internal clock and input buffers. Taking CKE LOW provides Power Down. If all banks are precharged, this mode is called Precharge Power Down and Self Refresh mode is entered if a Auto Refresh command is issued. If at least one bank is open, Active Power Down mode is entered and no Self Refresh is allowed. All input receivers except CLK, CLK and CKE are disabled during Power Down. In Self Refresh mode the clock receivers are disabled too. Self Refresh Exit is performed by setting CKE asynchronously HIGH. Exit of Power Down without Self Refresh is accomplished by setting CKE HIGH with a positive edge of CLK. The value of CKE is latched asynchronously by Reset during Power On to determine the value of the termination resistor of the address and command inputs. CKE is not allowed to go LOW during a RD, a WR or a snoop burst.
CS	Input	Chip Select: CS enables the command decoder when low and disables it when high. When the command decoder is disabled, new commands with the exception of DTERDIS are ignored, but internal operations continue. CS is one of the four command balls.
RAS, CAS, WE	Input	Command Inputs: Sampled at the positive edge of CLK, $\overline{\text{CAS}}$ , $\overline{\text{RAS}}$ , and $\overline{\text{WE}}$ define (together with $\overline{\text{CS}}$ ) the command to be executed.
DQ<0:31>	I/O	Data Input/Output: The DQ signals form the 32 bit data bus. During READs the balls are outputs and during WRITEs they are inputs. Data is transferred at both edges of RDQS.
DM<0:3>	Input	Input Data Mask: The DM signals are input mask signals for WRITE data. Data is masked when DM is sampled HIGH with the WRITE data. DM is sampled on both edges of WDQS. DM0 is for DQ<0:7>, DM1 is for DQ<8:15>, DM2 is for DQ<16:23> and DM3 is for DQ<24:31>. Although DM balls are input-only, their loading is designed to match the DQ and WDQS balls.
RDQS<0:3>	Output	Read Data Strobes: RDQSx are unidirectional strobe signals. During READs the RDQSx are transmitted by the Graphics SDRAM and edge-aligned with data. RDQS have preamble and postamble requirements. RDQS0 is for DQ<0:7>, RDQS1 for DQ<8:15>, RDQS2 for DQ<16:23> and RDQS3 for DQ<24:31>.
WDQS<0:3>	Input	<b>Write Data Strobes:</b> WDQSx are unidirectional strobe signals. During WRITEs the WDQSx are generated by the controller and center aligned with data. WDQS have preamble and postamble requirements. WDQS0 is for DQ<0:7>, WDQS1 for DQ<8:15>, WDQS2 for DQ<16:23> and WDQS3 for DQ<24:31>.
BA<0:2>	Input	Bank Address Inputs:  BA select to which internal bank an ACTIVATE, READ, WRITE or PRECHARGE command is being applied. BA are also used to distinguish between the MODE REGISTER SET and EXTENDED MODE REGISTER SET commands.



Ball	Туре	Detailed Function
A<0:11>	Input	Address Inputs:  During ACTIVATE, A0-A11 defines the row address. For READ/WRITE, A2-A7 and A9 defines the column address, and A8 defines the auto precharge bit. If A8 is HIGH, the accessed bank is precharged after execution of the column access. If A8 is LOW, AUTO PRECHARGE is disabled and the bank remains active. Sampled with PRECHARGE, A8 determines whether one bank is precharged (selected by BA<0:2>, A8 LOW) or all 8 banks are precharged (A8 HIGH). During (EXTENDED) MODE REGISTER SET the address inputs define the register settings. A<0:11> are sampled with the positive edge of CLK.
ZQ	-	ODT Impedance Reference: The ZQ ball is used to control the ODT impedance.
RESET	Input	Reset pin: The RES pin is a $V_{\rm DDQ}$ CMOS input. RES is not internally terminated. When RES is at LOW state the chip goes into full reset. The chip stays in full reset until RES goes to HIGH state. The Low to High transition of the RES signal is used to latch the CKE value to set the value of the termination resistors of the address and command inputs. After exiting the full reset a complete initialization is required since the full reset sets the internal settings to default.
MF	Input	<b>Mirror function pin:</b> The MF pin is a $V_{\rm DDQ}$ CMOS input. This pin must be hardwired on board either to a power or to a ground plane. With MF set to HIGH, the command and address pins are reassigned in order to allow for an easier routing on board for a back to back memory arrangement.
SEN	Input	Enables Boundary Scan Functionality: If Boundary Scan is not used PIN should be constantly connected to GND.
$V_{REF}$	Supply	Voltage Reference: V <sub>REF</sub> is the reference voltage input.
$V_{\rm DD},V_{\rm SS}$	Supply	Power Supply: Power and Ground for the internal logic.
$V_{\rm DDQ},V_{\rm SSQ}$	Supply	I/O Power Supply: Isolated Power and Ground for the output buffers to provide improved noise immunity.
NC, RFU	-	Please do not connect No Connect and Reserved for Future Use balls.

### 2.2 Mirror Function

The GDDR3 Graphics RAM provides a ball mirroring feature that is enabled by applying a logic HIGH on ball MF. This function allows for efficient routing in a clam shell configuration.

Depending of the logic state applied on MF, the command and address signals will be assigned to different balls. The default ball configuration corresponds to MF = LOW.

The DC level (HIGH or LOW) must be applied on the MF pin at power up and is not allowed to change after that.

Table 3 shows the ball assignment as a function of the logic state applied on MF.

		TABLE 3  Ball Assignment with Mirror
	MF Logic State	Signal
LOW	HIGH	
H3	H10	RAS
F4	F9	CAS



	MF Logic State	Signal		
LOW	HIGH			
H9	H4	WE		
F9	F4	CS		
H4	H9	CKE		
K4	K9	A0		
H2	H11	A1		
K3	K10	A2		
M4	M9	A3		
K9	K4	A4		
H11	H2	A5		
K10	K3	A6		
L9	L4	A7		
K11	K2	A8		
M9	M4	A9		
K2	K11	A10		
L4	L9	A11		
G4	G9	BA0		
G9	G4	BA1		
H10	H3	BA2		



#### 2.3 Truth Tables

#### 2.3.1 Function Truth Table for more than one Activated Bank

If there is more than one bank activated in the Graphics SDRAM, some commands can be performed in parallel due to the chip's multibank architecture. The following table defines for which commands such a scheme is possible. All other transitions are illegal. Notes 1-11 define the start and end of the actions belonging to a submitted command. This table is based on the assumption that there are no other actions ongoing on bank n or bank m. If there are any actions ongoing on a third bank  $t_{\rm RRD}$ ,  $t_{\rm RTW}$  and  $t_{\rm WTR}$  have to be taken always into account.

		TABLE 4 Function Truth Table I
Current State	Ongoing action on bank n	Possible action in parallel on bank m
ACTIVE	ACTIVATE <sup>1)</sup>	ACT, PRE, WRITE, WRITE/A, READ, READ/A <sup>2)</sup>
	WRITE <sup>3)</sup>	ACT, PRE, WRITE, WRITE/A, READ, READ/A <sup>4)</sup>
	WRITE/A <sup>5)</sup>	ACT, PRE, WRITE, WRITE/A, READ <sup>6)</sup>
	READ <sup>7)</sup>	ACT, PRE, WRITE, WRITE/A, READ, READ/A8)
	READ/A <sup>9)</sup>	ACT, PRE, WRITE, WRITE/A, READ, READ/A 8)
	PRECHARGE <sup>10)</sup>	ACT, PRE, WRITE, WRITE/A, READ, READ/A <sup>11)</sup>
	PRECHARGE ALL 10)	-
	POWER DOWN ENTRY <sup>12)</sup>	-
IDLE	ACTIVATE 1)	ACT
	POWER DOWN ENTRY 12)	-
	AUTO REFRESH <sup>13)</sup>	-
	SELF REFRESH ENTRY 12)	-
	MODE REGISTER SET (MRS) <sup>14)</sup>	-
	EXTENDED MRS <sup>14)</sup>	-
POWER DOWN	POWER DOWN EXIT <sup>15)</sup>	-
SELF REFRESH	SELF REFRESH EXIT <sup>16)</sup>	-

- 1) Action ACTIVATE starts with issuing the command and ends after  $t_{\rm RCD}$ .
- 2) During action ACTIVATE an ACT command on another bank is allowed considering  $t_{RRD}$ , a PRE command on another bank is allowed any time. WR, WR/A, RD and RD/A are always allowed.
- 3) Action WRITE starts with issuing the command and ends tWR after the first pos. edge of CLK following the last falling WDQS edge.
- 4) During action WRITE an ACT or a PRE command on another bank is allowed any time. A new WR or WR/A command on another bank must be separated by at least one NOP from the ongoing WRITE. RD or RD/A are not allowed before t<sub>WTR</sub> is met.
- 5) Action WRITE/A starts with issuing the command and ends tWR after the first positive edge of CLK following the last falling WDQS edge.
- 6) During action WRITE/A an ACT or a PRE command on another bank is allowed any time. A new WR or WR/A command on another bank has to be separated by at least one NOP from the ongoing command. RD is not allowed before or  $t_{\rm WTR}$  is met. RD/A is not allowed during an ongoing WRITE/A action.
- 7) Action READ starts with issuing the command and ends with the first positive edge of CLK following the last falling edge of RDQS.
- 8) During action READ and READ/A an ACT or a PRE command on another bank is allowed any time. A new RD or RD/A command on another bank has to be separated by at least one NOP from the ongoing command. A WR or WR/A command on another bank has to meet town.
- 9) Action READ/A starts with issuing the command and ends with the first positive edge of CLK following the last falling edge of RDQS.
- 10) Action PRECHARGE and PRECHARGE ALL start with issuing the command and ends after  $t_{\rm RP}$ .



- 11) During Action ACTIVE an ACT command on another banks is allowed considering  $t_{RRD}$ . A PRE command on another bank is allowed any time. WR, WR/A, RD and RD/A are always allowed.
- 12) During POWER DOWN and SELF REFRESH only the EXIT commands are allowed.
- 13) AUTO REFRESH starts with issuing the command and ends after  $t_{\rm RFC}$ .
- 14) Actions MODE REGISTER SET and EXTENDED MODE REGISTER SET start with issuing the command and ends after  $t_{
  m MRD}$ .
- 15) Action POWER DOWN EXIT starts with issuing the command and ends after t<sub>XPN</sub>.
- 16) Action SELF REFRESH EXIT starts with issuing the command and ends after  $t_{\rm XSC}$ .

### 2.4 Function Truth Table for CKE

				TABLE 5 Function Truth Table II (CKE Table)
CKE N-1	CKE n	CURRENT STATE	COMMAND	ACTION
L	L	Power Down	X	Stay in Power Down
		Self Refresh	X	Stay in Self Refresh
L	Н	Power Down	DESEL or NOP	Exit Power Down
		Self Refresh	DESEL or NOP	Exit Self Refresh <sup>5</sup>
Н	L	All Banks Idle	DESEL or NOP	Entry Precharge Power Down
		Bank(s) Active	DESEL or NOP	Entry Active Power Down
		All Banks Idle	Auto Refresh	Entry Self Refresh

- 1. CKEn is the logic step at clock edge n; CKEn-1 was the state of CKE at the previous clock edge.
- 2. Current state is the state of the GDDR3 Graphics RAM immediately prior to clock edge n.
- 3. COMMAND is the command registered at clock edge n, and ACTION is a result of COMMAND.
- 4. All states and sequences not shown are illegal or reserved.
- 5. DESEL or NOP commands should be issued on any clock edges occurring during the  $t_{XSR}$  period. A minimum of 1000 clock cycles is required before applying any other valid command.



# 3 Boundary Scan

### 3.1 General Description

The 512Mbit GDDR3 incorporates a modified boundary scan test mode. This mode doesn't operate in accordance with IEEE Standard 1149.1-1990. To save the current GDDR3 ball-out, this mode will scan the parallel data input and output the scanned data through the WDQS0 pin controlled by SEN.

### 3.2 Disabling the scan feature

It is possible to operate the 512Mbit GDDR3 without using the boundary scan feature. SEN (at U-4 of 136- ball package) should be tied LOW(VSS) to prevent the device from entering the boundary scan mode. The other pins which are used for scan mode, RES, MF, WDQS0 and  $\overline{\text{CS}}$  will be operating at normal GDDR3 functionalities when SEN is deasserted.

										TA	ABLE 6
									Bounda	ry Scan E	xit Order
BIT#	BALL	BIT#	BALL								
1	D-3	13	E-10	25	K-11	37	R-10	49	L-3	61	G-4
2	C-2	14	F-10	26	K-10	38	T-11	50	M-2	62	F-4
3	C-3	15	E-11	27	K-9	39	T-10	51	M-4	63	F-2
4	B-2	16	G-10	28	M-9	40	T-3	52	K-4	64	G-3
5	B-3	17	F-11	29	M-11	41	T-2	53	K-3	65	E-2
6	A-4	18	G-9	30	L-10	42	R-3	54	K-2	66	F-3
7	B-10	19	H-9	31	N-11	43	R-2	55	L-4	67	E-3
8	B-11	20	H-10	32	M-10	44	P-3	56	J-3		
9	C-10	21	H-11	33	N-10	45	P-2	57	J-2		
10	C-11	22	J-11	34	P-11	46	N-3	58	H-2		
11	D-10	23	J-10	35	P-10	47	M-3	59	H-3		
12	D-11	24	L-9	36	R-11	48	N-2	60	H-4		

- 1. When the device is in scan mode, the mirror function will be disabled and none of the pins are remapped.
- 2. Since the other input of the MUX for DM0 tied to GND, the device will output the continuous zeros after scanning a bit #67, if the chip stays in scan shift mode.
- 3. Two RFU balls (#56 and #57) in the scan order, will read as a logic 0.



## TABLE 7


				Scan Pin Description
PACKAGE BALL	SYMBOL	NORMAL FUNCTION	TYPE	DESCRIPTION
V-9	SSH	RES	Input	Scan Shift: Capture the data input from the pad at logic LOW and shift the data on the chain at logic HIGH.
F-9	SCK	CS	Input	Scan Clock: Not a true clock, could be a single pulse or series of pulses. All scan inputs will be referenced to rising edge of the scan clock
D-2	SOUT	WDQS0	Output	Scan Output
V-4	SEN	SEN	Input	Scan Enable: Logic HIGH enables the device into scan mode and will be disabled at logic LOW. Must be tied to GND when not in use.
A-9	SOE	MF	Input	<b>Scan Output Enable:</b> Enables (registered LOW) and disables (registered HIGH) SOUT data. This pin will be tied to $V_{\rm DD}$ or GND through a resistor (typically 1K $\Omega$ for normal operation. Tester needs to overdrive this pin to guarantee the required input logic level in scan mode.

- 1. When SEN is asserted, no commands are to be executed by the GDDR3. This applies both to user commands and manufacturing commands which may exist while RES is deasserted.
- 2. The Scan Function can be used right after bringing up  $V_{\rm DD}$  /  $V_{\rm DDQ}$  of the device. No initialization sequence of the device is required. After leaving the Scan Function it is required to run through the complete initialization sequence.
- 3. In Scan Mode all terminations for CMD/ADD and DQ, DM, RDQS and WDQS are switched off.
- 4. In a double-load clam-shell configuration, SEN will be asserted to both devices. Separate two SOE's should be provided to top and bottom devices to access the scanned output. When either of the devices is in scan mode, SOE for the other device which is not in a scan will be disabled.



# 4 Functional Description

### 4.1 Mode Register Set Command (MRS)



The Mode Register stores the data for controlling the operation modes of the memory. It programs CAS latency, test mode, DLL Reset , the value of the Write Latency and the Burst length. The Mode Register must be written after power up to operate the SGRAM. During a ModeRegister Set command the address inputs are sampled and stored in the Mode Register. The Mode Register content can only be set or changed when the chip is in Idle state. For non-READ commands following a Mode Register Set a delay of  $t_{\rm MRD}$  must be met.

The Mode Register Bitmap is supported in two configurations. The first configuration is intended to support the Mid-Range-Speed application. The second configuration supports higher clock cycles for CAS latency and is therefore prepared to support high-speed application. The selected configuration is defined by Bit0 of EMRS2.



#### FIGURE 3 Mode Register Bitmap for Mid-Range-Speed Application A0 A11 A10 A9 A8 Α7 A5 АЗ A2 Α1 DLL TM CAS Latency WL вт Burst Length WL Α7 A2 A1 A0 BL 3\* 0 Normal\* 4 Testmode all others DLL Reset A3 ВТ sequential\* 10 11 12

13 14

Note: 1) The DLL Reset command is self-clearing

BA2 BA1 BA0


0


0

Write Latency

<sup>\*</sup> Defaults Settings







## 4.1.1 Burst length

Read and Write accesses to the GDDR3 Graphics RAM are burst oriented with burst length of 4 and 8. This value must be programmed using the Mode Register Set command (A0 .. A2). The burst length determines the number of column locations that can be accessed for a given READ or WRITE command.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block if a boundary is reached. The starting location within this block is determined by the



two least significant bits A0 and A1 which are set internally to the fixed value of zero each. Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

### 4.1.2 Burst type

Accesses within a given bank must be programmed to be sequential. This is done using the Mode Register Set command (A3). This device does not support the burst interleave mode.

					TABLE 8 Burst Definition
Burst Length	St	artir	ng Column Address	Order of Accesses within a Burst (Type = sequential)	
	A2	A1	A0		
4	_	Х	Х	0-1-2-3	
8	0	Х	Х	0-1-2-3-4-5-6-7	
	1	Х	X	4-5-6-7-0-1-2-3	

The value applied at the balls A0 and A1 for the column address is "Don't care".

### 4.1.3 CAS Latency

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available nominally coincident with clock edge n+m.

The two Mode Register setups support different CAS Latencies in terms of clock cycles. The mid-range-speed Mode Register supports latencies from 7 to 14. The high-speed Mode Register supports latencies from 10 to 17. The active Mode Register setup is selected by Bit0 of EMRS2.

### 4.1.4 Write Latency

The WRITE latency, WL, is the delay, in clock cycles, between the registration of a WRITE command and the availability of the first bit of input data.

	TABLE 9
	ON/OFF mode of DQ/DM receivers
WL	DQ/DM-Receivers
3-4	Receivers are always on
5-6-7	Receivers are off and will be switched on by Write command and will be switched off again after WL+BL

The ON/OFF state of the DQ/DM receivers depends on the Write Latency. The dependence is given in Table 9.



## 4.1.5 Test mode


The normal operating mode is selected by issuing a Mode Register Set command with bit A7 set to zero and bits A0-A6 and A8-A11 set to the desired value.

### 4.1.6 DLL Reset

The normal operating mode is selected by issuing a Mode Register Set command with bit A8 set to zero and bits A0-A7 and A9-A11 set to the desired values. A DLL Reset is initiated by issuing a Mode Register Set command with bit A8 set to one and bits A0-A7 and A9-A11 set to the desired values. The GDDR3 Graphics RAM returns automatically in the normal mode of operations once the DLL reset is completed.




### 4.2 Extended Mode Register Set Command (EMRS1)




The Extended Mode Register is used to set the output driver impedance value, the termination impedance value, the Write Recovery time value for Write with Autoprecharge. It is used as well to enable/disable the DLL, to issue the Vendor ID and to enable/disable the Low Power mode. There is no default value for the Extended Mode Register. Therefore it must be written after power up to operate the GDDR3 Graphics RAM. The Extended Mode Register can be programmed by performing a normal Mode Register Set operation and setting the BA0 bit to HIGH and BA1,BA2 bits to LOW. All other bits of the EMR register are reserved and should be set to LOW. The Extended Mode Register must be loaded when all banks are idle and no burst are in progress. The controller must wait the specified time  $t_{\rm MRD}$  before initiating any subsequent operation (**Figure 9**).

The timing of the EMRS command operation is equivalent to the timing of the MRS command operation.






There are two bitmaps for the Extended Mode Register. One bitmap shown in **Figure 7** is supposed to support Mid-Speed applications. The other bitmap shown in **Figure 8** is more focused on the high-range-speed application. Both bitmaps distinguish different numbers in supported Write Recovery clock cycles. The mid-range bit map provides WR cycles from 4 to 11. The high-speed bitmap supports WR from 7 to 13.





#### **Notes**

- 1. These settings are for debugging purposes only.
- 2. Default termination values at Power Up.
- The ODT disable function disables all terminators on the device
- 4. If the user activates bits in the extended mode register in an optional field, either the optional field is activated (if
- option implemented in the device) or no action is taken by the device (if option not implemented).
- 5. WR (write recovery time for auto precharge) in clock cycles is calculated by dividing  $t_{WR}$  (in ns) and rounding up to the next integer (WR[cycles] =  $t_{WR}$ [ns] /  $t_{CK}$ [ns]). The mode register must be programmed to this value.



#### 4.2.1 DLL enable

The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL. (When the device exits self-refresh mode, the DLL is enabled automatically). Anytime the DLL is enabled, 1000 cycles must occur before a READ command can be issued.

#### 4.2.2 WR

The WR parameter is programmed using the register bits A4, A5 and A7. This integer parameter defines as a number of clock cycles the Write Recovery time in a Write with Autoprecharge operation.

The following inequality has to be complied with: WR \*  $t_{\text{CK}} \ge t_{\text{WR}}$ , where  $t_{\text{CK}}$  is the clock cycle time. The high-speed bitmap supports WR from 7 to 13. The mid-range bitmap provides WR cycles from 4 to 11.

#### 4.2.3 Termination Rtt

The data termination, Rtt, is used to set the value of the internal termination resistors. The GDDR3 DRAM supports ZQ / 4 and ZQ / 2 termination values. The termination may also be disabled for testing and other purposes.

### 4.2.4 Output Driver Impedance

The Output Driver Impedance extended mode register is used to set the value of the data output driver impedance. When the auto calibration is used, the output driver impedance is set nominally to ZQ / 6.

If the Output Driver Impendance is changed to 30, 40 or 45 Ohms the user needs to issue 16 AREF commands separated by  $t_{\rm RFC}$  consecutively to make the change effective. The user must be aware that the Command bus needs to be stable for a time of  $t_{\rm KO}$  after each AREF.




#### 4.2.5 Vendor Code and Revision Identification

The Manufacturer Vendor Code is selected by issuing an Extended Mode Register Set command with bit A10 set to 1 and bits A0-A9 and A11 set to the desired value. When the Vendor Code function is enabled the GDDR3 DRAM will provide the Qimonda vendor code on DQ[3:0] and the revision identification on DQ[7:4]. The code will be driven onto the DQ bus after tRIDon following the EMRS command that sets A10 to 1. The Vendor Code and Revision ID will be driven on DQ[7:0] until a new EMRS command is issued with A10 set back to 0. After  $t_{\rm RDoff}$  following the second EMRS command, the data bus is driven back to HIGH. This second EMRS command must be issued before initiating any subsequent operation. Violating this requirement will result in unspecified operation.


	TABLE 10
	Revision ID and Vendor Code
Revision Identification	Qimonda Vendor Code
DQ[7:4]	DQ[3:0]
0011	0010

Note: Please refer to Revision Release Note for Revision ID value.






### 4.3 Extended Mode Register 2 Set Command (EMRS2)



The Extended Mode Register 2 is used to define the active bitmap of the Mode Register and the Extended Mode Register. The Extended Mode Register 2 must be written after power up to operate the GDDR3 Graphics RAM. The Extended Mode Register 2 can be programmed by performing a normal Mode Register Set operation and setting the BA1 bit to HIGH and BA0, BA2 bits to LOW. All bits defined as RFU in the bitmap are reserved and must be set to LOW. The Extended Mode Register 2 must be loaded when all banks are idle and no burst are in progress. The controller must wait the specified time  $t_{\rm MRD}$  before initiating any subsequent operation. The timing of the EMRS2 command operation is equivalent to the timing of the MRS command operation.



### 4.3.1 App Mode

The GDDR3 Graphics RAM provides two bitmaps for the Mode Register and the Extended Mode Register respectively. The Bitmaps are shown in the MRS and EMRS chapters.

The Bit0 of the Extended Mode Regsiter 2 defines which one of the two bitmaps is active. Bit0 set to LOW enables the midrange bitmap and Bit0 set to HIGH enables the High-Speed bitmap.



## 5 Electrical Characteristics

### 5.1 Absolute Maximum Ratings and Operation Conditions

			Absolute Maxii	TABLE 11 mum Ratings
Parameter	Symbol		Rating	Unit
		Min.	Max.	
Power Supply Voltage	$V_{DD}$	-0.5	2.5	V
Power Supply Voltage for Output Buffer	$V_{DDQ}$	-0.5	2.5	V
Input Voltage	$V_{IN}$	-0.5	2.5	V
Output Voltage	$V_{OUT}$	-0.5	2.5	V
Storage Temperature	$T_{ m STG}$	-55	+150	°C
Junction Temperature	$T_{J}$	_	+125	°C
Short Circuit Output Current	$I_{OUT}$	_	50	mA

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit

## 5.2 DC Operation Conditions

## 5.2.1 Recommended Power & DC Operation Conditions

TABLE 12 Power & DC Operation Conditions (0 °C $\leq$ T $_c$ $\leq$ 85 °C							
Parameter	Symbol	Limit Values			Unit	Note	
		Min.	Тур.	Max.			
Power Supply Voltage	$V_{DD},V_{DDA}$	1.9	2.0	2.1	V	1)2)	
Power Supply Voltage for I/O Buffer	$V_{DDQ}$	1.9	2.0	2.1	V	1)2)	



Parameter	Symbol	Limit Values				Note
		Min.	Тур.	Max.		
Power Supply Voltage	$V_{\mathrm{DD}},V_{\mathrm{DDA}}$	1.7	1.8	1.9	V	1)3)
Power Supply Voltage for I/O Buffer	$V_{DDQ}$	1.7	1.8	1.9	V	1)3)
Reference Voltage	$V_{REF}$	0.69*V <sub>DDQ</sub>	_	$0.71*V_{DDQ}$	V	4)
Output Low Voltage	$V_{OL(DC)}$	_	_	0.8	V	
Input leakage current	$I_{IL}$	-5.0	_	+5.0	μΑ	5)
CLK Input leakage current	$I_{ILC}$	-5.0	_	+5.0	μΑ	
Output leakage current	$I_{OL}$	-5.0	_	+5.0	μΑ	5)

- 1)  $V_{\rm DDQ}$  tracks with  $V_{\rm DD}.$  AC parameters are measured with  $V_{\rm DD}$  and  $V_{\rm DDQ}$  tied together.
- 2) HYB18H512321BF-11/12/14
- 3) HYB18H512321BF-08/10
- 4)  $V_{\rm REF}$  is expected to equal 70% of  $V_{\rm DDQ}$  for the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on  $V_{\mathsf{REF}}$  may not exceed ±2%  $V_{\mathsf{REF}}$  (DC). Thus, from 70% of  $V_{\mathsf{DDQ}}$ ,  $V_{\mathsf{REF}}$  is allowed ± 19mV for DC error and an additional ± 27mV for AC
- 5)  $I_{\rm IL}$  and  $I_{\rm OL}$  are measured with ODT disabled.

#### DC & AC Logic Input Levels 5.3

				<b>TAB</b>	<b>LE 13</b>
		DC & AC Log	ic Input Levels (0°0		
Parameter	Symbol	Limit <sup>v</sup>	<b>V</b> alues	Unit	Note
		Min	Mark		

Parameter	Symbol	Limit Values		Unit	Note
		Min.	Max.		
Input logic high voltage, DC	$V_{IH}(DC)$	V <sub>REF</sub> + 0.15	_	V	1)
Input logic low voltage, DC	$V_{IL}(DC)$	_	V <sub>REF</sub> -0.15	V	1)
Input logic high voltage, AC	$V_{IH}(AC)$	V <sub>REF</sub> + 0.25	_	V	2)3)
Input logic low voltage, AC	$V_{IL}(AC)$	_	V <sub>REF</sub> - 0.25	V	2)3)
Input logic high, DC, RESET pin	$V_{IHR}(DC)$	$0.65 \times V_{DDQ}$	$V_{\rm DDQ}$ + 0.3	V	
Input logic low, DC, RESET pin	$V_{ILR}(DC)$	-0.3	$0.35  imes V_{ m DDQ}$	V	
Input Logic High, DC, MF pin	$V_{IHMF}(DC)$	$V_{DD}$	V <sub>DD</sub> + 0.3	V	4)
Input Logic Low,DC, MF pin	$V_{ILMF}(DC)$	-0.3	0	V	

<sup>1)</sup> The DC values define where the input slew rate requirements are imposed, and the input signal must not violate these levels in order to maintain a valid level.

Input slew rate = 3 V/ns. If the input slew rate is less than 3 V/ns, input timing may be compromised. All slew rates are measured between  $V_{\rm IL}({\rm DC})$  and  $V_{\rm IH}({\rm DC})$ .

 $V_{\rm IH}$  overshoot:  $V_{\rm IH}({\rm max})$  =  $V_{\rm DDQ}$ +0.5V for a pulse width  $\leq$  500ps and the pulse width cannot be greater than 1/3 of the cycle rate.  $V_{\rm IL}$ undershoot:  $V_{\rm IL}({\rm min})$  = 0 V for a pulse width  $\leq$  500ps and the pulse width cannot be greater than 1/3 of the cycle rate.

<sup>4)</sup> The MF pin must be hard-wired on board to either  $V_{\rm DD}$  or  $V_{\rm SS}$ .




### 5.4 Differential Clock DC and AC Levels

Di	fferential	Clock DC and AC Ir	nput conditions (0		<b>SLE 14</b> ≤ 85 °C)
Parameter	Symbol	Limit \	/alues	Unit	Note
		Min.	Max.		
Clock Input Mid-Point Voltage, CLK and CLK	$V_{MP(DC)}$	$0.7 \times V_{\rm DDQ} - 0.10$	$0.7 \times V_{\rm DDQ}$ + 0.10	V	1)
Clock Input Voltage Level, CLK and CLK	$V_{IN(DC)}$	0.42	V <sub>DDQ</sub> + 0.3	V	1)
Clock DC Input Differential Voltage, CLK and CLK	$V_{ID(DC)}$	0.3	$V_{DDQ}$	V	1)
Clock AC Input Differential Voltage, CLK and CLK	$V_{ID(AC)}$	0.5	V <sub>DDQ</sub> + 0.5	V	1)2)
AC Differential Crossing Point Input Voltage	$V_{IX(AC)}$	$0.7 \times V_{\rm DDQ} - 0.15$	$0.7 \times V_{\rm DDQ}$ + 0.15	V	1)3)

- 1) All voltages referenced to  $V_{\rm SS.}$
- 2)  $V_{\rm ID}$  is the magnitude of the difference between the input level on CLK and the input level on  $\overline{\rm CLK}$ .
- 3) The value of  $V_{\rm IX}$  is expected to equal 0.7 imes  $V_{\rm DDQ}$  of the transmitting device and must track variations in the DC level of the same.

## 5.5 Output Test Conditions






### 5.6 Pin Capacitances

Pin C	apacitances	s (VDDQ =	1.8 V, TA :		LE 15 = 1 MHz)
Parameter	Symbol	Min.	Max.	Unit	Note
Input capacitance: A0-A11, , BA0-2, CKE, $\overline{\text{CS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{RAS}}$ , $\overline{\text{WE}}$ , CKE, RES,CLK,CLK	CI,CCK	1.0	2.5	pF	
Input capacitance: DQ0-DQ31, RDQS0-RDQS3, WDQS0-WDQS3, DM0-DM3	CIO	2.0	3.0	pF	

### 5.7 Driver current characteristics

#### 5.7.1 Driver IV characteristics at 40 Ohms

**Figure 14** represents the driver Pull-Down and Pull-Up IV characteristics under process, voltage and temperature best and worst case conditions. The actual Driver Pull-Down and Pull-Up current must lie between these two bounding curves. The value of the external ZQ resistor is 240  $\Omega$ , setting the nominal driver output impedance to 40  $\Omega$ .



**Table 16** lists the numerical values of the minimum and maximum allowed values of the output driver Pull-Down and Pull-Up IV characteristics.



TABLE 16


Privar IV Characteristics at 40 Ohm

			Programmed Driver IV Characteristics at 40 Ohn			
Voltage (V)	Pull-D	Down Current (mA)	Pull-	-Up Current (mA)		
	Minimum	Maximum	Minimum	Maximum		
0.1	2.32	3.04	-2.44	-3.27		
0.2	4.56	5.98	-4.79	-6.42		
0.3	6.69	8.82	-7.03	-9.45		
0.4	8.74	11.56	-9.18	-12.37		
0.5	10.70	14.19	-11.23	-15.17		
0.6	12.56	16.72	-13.17	-17.83		
0.7	14.34	19.14	-15.01	-20.37		
0.8	16.01	21.44	-16.74	-22.78		
0.9	17.61	23.61	-18.37	-25.04		
1.0	19.11	26.10	-19.90	-27.17		
1.1	20.53	28.45	.21.34	-29.17		
1.2	21.92	30.45	-22.72	-31.25		
1.3	23.29	32.73	-24.07	-33.00		
1.4	24.65	34.95	-25.40	-35.00		
1.5	26.00	37.10	-26.73	-37.00		
1.6	27.35	39.15	-28.06	-39.14		
1.7	28.70	41.01	-29.37	-41.25		
1.8	30.08	42.53	-30.66	-43.29		
1.9		43.71	_	-45.23		
2.0	_	44.89	_	-47.07		

## 5.7.2 Termination IV Characteristic at 60 Ohms

**Figure 15** represents the DQ termination Pull-Up IV characteristic under process, voltage and temperature best and worst case conditions. The actual DQ termination Pull-Up current must lie between these two bounding curves. The value of the external ZQ resistor is 240  $\Omega$ , setting the nominal DQ termination impedance to 60  $\Omega$ . (Extended Mode Register programmed to ZQ/4).





**Table 17** lists the numerical values of the minimum and maximum allowed values of the output driver termination IV characteristic.

TABLE 15 Programmed Terminator Characteristics at 60 Ohr								
Voltage (V)	Terminator P	ull-Up Current (mA)		Voltage (V)	Terminator P	ull-Up Current (mA)		
	Minimum	Maximum			Minimum	Maximum		
0.1	-1.63	-2.18		1.1	-14.23	-19.45		
0.2	-3.19	-4.28	]	1.2	-15.14	-20.83		
0.3	-4.69	-6.30	]	1.3	-16.04	-22.00		
0.4	-6.12	-8.25	1	1.4	-16.94	-23.33		
0.5	-7.49	-10.11	]	1.5	-17.82	-24.67		
0.6	-8.78	-11.89	]	1.6	-18.70	-26.09		
0.7	-10.01	-13.58	1	1.7	-19.58	-27.50		
0.8	-11.16	-15.19	1	1.8	-20.44	-28.86		
0.9	-12.25	-16.69	1	1.9	_	-30.15		
1.0	-13.27	-18.11	1	2.0	_	-31.38		



## 5.8 Termination IV Characteristic at 120 Ohms

**Figure 16** represents the DQ or ADD/CMD termination Pull-Up IV characteristic under process, voltage and temperature best and worst case conditions. The actual termination Pull-Up current must lie between these two bounding curves. The value of the external ZQ resistor is 240  $\Omega$ , setting the nominal termination impedance to 120  $\Omega$ . (Extended Mode Register programmed to ZQ/2 for DQ terminations or CKE = 0 at the RES transition during Power-Up for ADD/CMD terminations).





Table 18 lists the numerical values of the minimum and maximum allowed values of the termination IV characteristic.

	TABLE 18 Programmed Terminator Characteristics of 120 Ohr								
Voltage (V)	Terminator P	ull-Up Current (mA)		Voltage (V)	Terminator P	ull-Up Current (mA)			
	Minimum	Maximum			Minimum	Maximum			
0.1	-0.81	-1.09		1.1	-7.11	-9.72			
0.2	-1.60	-2.14	1	1.2	-7.57	-10.42			
0.3	-2.34	-3.15	1	1.3	-8.02	-11.00			
0.4	-3.06	-4.12	1	1.4	-8.47	-11.67			
0.5	-3.74	-5.06		1.5	-8.91	-12.33			
0.6	-4.39	-5.94		1.6	-9.35	-13.05			
0.7	-5.00	-6.79	1	1.7	-9.79	-13.75			
0.8	-5.58	-7.59	1	1.8	-10.22	-14.43			
0.9	-6.12	-8.35	1	1.9	<u> </u>	-15.08			
1.0	-6.63	-9.06	1	2.0	_	-15.69			



### 5.9 Termination IV Characteristic at 240 Ohms

**Figure 17** represents the ADD/CMD termination Pull-Up IV characteristic under process, voltage and temperature best and worst case conditions. The actual ADD/CMD termination Pull-Up current must lie between these two bounding curves. The value of the external ZQ resistor is 240  $\Omega$ , setting the nominal termination impedance to 240  $\Omega$ . (CKE = 1at the RES transition during Power-Up for ADD/CMD terminations).



**Table 19** lists the numerical values of the minimum and maximum allowed values of the ADD/CMD termination IV characteristic.

		inator Characte	TABLE 19 nator Characteristics at 240 Ohm			
Voltage (V)	Terminator P	ull-Up Current (mA)		Voltage (V)	Terminator P	ull-Up Current (mA)
	Minimum	Maximum	]		Minimum	Maximum
0.1	-0.41	-0.55		1.1	-3.56	-4.86
0.2	-0.80	-1.07	1	1.2	-3.79	-5.21
0.3	-1.17	-1.58		1.3	-4.01	-5.50
0.4	-1.53	-2.06	1	1.4	-4.23	-5.83
0.5	-1.87	-2.53	1	1.5	-4.46	-6.17
0.6	-2.20	-2.97	1	1.6	-4.68	-6.52
0.7	-2.50	-3.40	1	1.7	-4.90	-6.88
0.8	-2.79	-3.80	1	1.8	-5.11	-7.21
0.9	-3.06	-4.17	1	1.9	<u> </u>	-7.54
1.0	-3.32	-4.53	1	2.0	_	-7.85



## 5.10 Operating Currents

## 5.10.1 Operating Current Ratings for HYB18H512321BF

			Operatir	ng Curre	ent Rati	ngs ( 0		<b>LE 20</b> ≤ 85 °C)
Parameter	Symbol	Value	s				Unit	Note
		-8	-10	-11	-12	-14		
		Тур	Тур.	Тур.	Тур.	Тур.		
Operating Current	$I_{DD0}$	630	580	535	500	435	mA	1)2)3)
Operating Current	$I_{DD1}$	705	650	600	540	415	mA	1)2)3)
Precharge Power-Down Standby Current	$I_{\mathrm{DD2P}}$	415	380	350	315	235	mA	1)2)3)
Precharge Floating Standby Current	$I_{DD2F}$	470	440	410	380	310	mA	1)2)3)
Precharge Quiet Standby Current	$I_{\mathrm{DD2Q}}$	505	450	400	350	275	mA	1)2)3)
Active Power-Down Standy Current	$I_{DD3P}$	410	380	350	320	235	mA	1)2)3)
Active Standby Current	$I_{DD3N}$	585	540	500	460	395	mA	1)2)3)
Operating Current Burst Read	$I_{DD4R}$	885	810	740	670	575	mA	1)2)3)
Operating Current Burst Write	$I_{DD4W}$	890	800	720	660	565	mA	1)2)3)
Auto-Refresh Current ( $t_{RC}$ =min( $t_{RFC}$ ))	$I_{\mathrm{DD5B}}$	740	700	660	620	535	mA	1)2)3)
Auto-Refresh Current at t <sub>REFI</sub>	$I_{\mathrm{DD5D}}$	520	475	435	400	350	mA	1)2)3)
Self Refresh Current	$I_{DD6}$	8	8	8	8	8	mA	1)2)3)4)
Operating Current	$I_{\mathrm{DD7}}$	920	860	800	740	680	mA	1)2)3)

<sup>1)</sup> IDD specifications are tested after the device is properly initialized.

<sup>2)</sup> Input slew rate = 3 V/ns.

<sup>3)</sup> Measured with Output open and On Die termination off.

<sup>4)</sup> Enables on-chip refresh and address counter.



## 5.11 Operating Current Measurement Conditions

	TABLE 04
	TABLE 21 Operating Current Measurement Conditions
Symbol	Parameter/Condition
$I_{DD0}$	Operating Current - One bank, Activate - Precharge $t_{\text{CK}} = \min(t_{\text{CK}})$ , $t_{\text{RC}} = \min(t_{\text{RC}})$ Databus inputs are SWITCHING; Address and control inputs are SWITCHING, $\overline{\text{CS}} = \text{HIGH}$ between valid commands.
$I_{DD1}$	Operating Current - One bank, Activate - Read - Precharge One bank is accessed with $t_{\text{CK}} = \min(t_{\text{CK}})$ , $t_{\text{RC}} = \min(t_{\text{RC}})$ , CL = CL(min), Address and control inputs are SWITCHING; $\overline{\text{CS}} = \text{HIGH}$ between valid commands. $I_{\text{out}} = 0$ mA
$I_{DD2P}$	Precharge Power-Down Standby Current All banks idle, power-down mode, CKE is LOW, $t_{\rm CK}$ =min( $t_{\rm CK}$ ), Data bus inputs are STABLE (HIGH).
$I_{\mathrm{DD2F}}$	Precharge Floating Standby Current All banks idle; $\overline{\text{CS}}$ is HIGH, CKE is HIGH, $t_{\text{CK}}$ =min( $t_{\text{CK}}$ ); Address and control inputs are SWITCHING; Data bus input are STABLE (HIGH).
$I_{DD2Q}$	Precharge Quiet Standby Current $\overline{\text{CS}}$ is HIGH, all banks idle, CKE is HIGH, $t_{\text{CK}}$ =min( $t_{\text{CK}}$ ), Address and other control inputs STABLE (HIGH), Data bus inputs are STABLE (HIGH).
$I_{DD3P}$	Active Power-Down Standby Current One bank active, CKE is LOW, Address and control inputs are STABLE (HIGH); Data bus inputs are STABLE (HIGH); standard active power-down mode.
$I_{DD3N}$	Active Standby Current One bank active, $\overline{\text{CS}}$ is HIGH, CKE is HIGH, $t_{\text{RAS}} = t_{\text{RAS,max}}$ , $t_{\text{CK}} = \min(t_{\text{CK}})$ ; Address and control inputs are SWITCHING; Data bus inputs are SWITCHING.
$I_{DD4R}$	Operating Current - Burst Read One bank active; Continuous read bursts, CL = CL(min); $t_{CK}$ =min( $t_{CK}$ ); $t_{RAS}$ = $t_{RAS,max}$ ; Address and control inputs are SWITCHING; lout = 0 mA.
$I_{DD4W}$	Operating Current - Burst Write One bank active; Continuous write bursts; $t_{\rm CK}$ =min( $t_{\rm CK}$ ); Address and control inputs are SWITCHING; Data bus inputs are SWITCHING.
$I_{DD5B}$	Burst Auto Refresh Current Refresh command at $t_{RFC}$ =min( $t_{RFC}$ ); $t_{CK}$ =min( $t_{CK}$ ); CKE is HIGH, $\overline{CS}$ is HIGH between all valid commands; Other command and address inputs are SWITCHING; Data bus inputs are SWITCHING.
$I_{DD5D}$	Distributed Auto Refresh Current $t_{\text{CK}} = t_{\text{CKmin}}$ ; Refresh command every $t_{\text{REFI}}$ ; CKE is HIGH, $\overline{\text{CS}}$ is HIGH between valid commands; Other command and address inputs are SWITCHING; Data bus inputs are SWITCHING.
$I_{DD6}$	Self Refresh Current CKE $\leq$ max( $V_{\rm IL}$ ), external clock off, CK and $\overline{\rm CK}$ LOW; Address and control inputs are STABLE (HIGH); Data Bus inputs are STABLE (HIGH).
$I_{DD7}$	Operating Bank Interleave Read Current All banks interleaving with CL = CL(min); $t_{RCD} = t_{RCDRD}$ (min); $t_{RRD} = t_{RRD}$ (min); $I_{out}$ =0 mA; Address and control inputs are STABLE (HIGH) during DESELECT; Data bus inputs are SWITCHING.



#### **Notes**

- 1. 0 °C ≤ Tc ≤ 85 °C
- 2. Data Bus consists of DQ, DM, WDQS.
- 3. Definitions for IDD:

LOW is defined as VIN = 0.4  $\times$  VDDQ; HIGH is defined as  $V_{\rm IN}$  =  $V_{\rm DDQ}$ 

TABLE is defined as inputs are stable at a HIGH level.

SWITCHING is defined as inputs are changing between HIGH and LOW every clock cycle for address and control signals, and inputs changing 50% of each data transfer for DQ signals.



## 5.12 AC Timings for HYB18H512321BF

												TA	BLE	<b>22</b>
								Timing	) Para	meters	s for H	YB18I	15123	21BF
Parameter	CAS latency	Symbol	Limit Values										Unit	Note
			-8		-10		-11		-12		-14			
			Min	Max	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Clock and Clo	ck Enable													
System	CL=13	$f_{ m CK13}$	700	1200	_	_	_	_	_	_	_	_	MHz	
frequency	CL= 12	$f_{ m CK12}$	450	1000	450	1000	_	_	_	_	_	_	MHz	1)
	CL= 11	$f_{ m CK11}$	400	900	400	900	400	900	400	800	400	700	MHz	1)
	CL =10	$f_{ m CK10}$	400	800	400	800	400	800	400	700	400	650	MHz	1)
	CL = 9	$f_{\rm CK9}$	400	700	400	700	400	700	400	650	400	600	MHz	1)
	CL = 8	$f_{\rm CK8}$	400	600	400	600	400	600	400	550	400	500	MHz	1)
	CL = 7	$f_{\rm CK7}$	400	550	400	550	400	550	400	500	400	450	MHz	1)
Clock high leve	el width	$t_{CH}$	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$	
Clock low-level width		$t_{CL}$	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	$t_{CK}$	
Minimum clock half period		$t_{HP}$	0.45	_	0.45	_	0.45	_	0.45	_	0.45	_	$t_{CK}$	2)
Command and	d Address Set	up and H	old Tin	ning										
Address/Comn setup time	nand input	$t_{IS}$	0.22	_	0.24	_	0.27	_	0.3	_	0.35	_	ns	
Address/Comn hold time	nand input	$t_{IH}$	0.22	_	0.24	_	0.27	_	0.3	_	0.35	_	ns	
Address/Comn pulse width	nand input	$t_{IPW}$	0.7	_	0.7	_	0.7	_	0.7	_	0.7	_	$t_{CK}$	
Mode Registe	r Set Timing				•	•		•	•	•		•	•	
Mode Register	Set cycle time	$t_{MRD}$	6	_	6	_	6	_	6	_	6	_	$t_{CK}$	3)4)
Mode Register timing	Set to READ	$t_{MRDR}$	12	_	12	_	12	_	12	_	12	_	$t_{CK}$	
Row Timing														
Row Cycle Tim	пе	$t_{RC}$	40	_	37	_	35	_	34	_	30	_	$t_{CK}$	
Row Active Tin	ne	$t_{RAS}$	25	_	23	_	22	_	21	_	18	_	$t_{CK}$	5)
ACT(a) to ACT period	(b) Command	$t_{RRD}$	10	_	9	_	8	_	8	_	7	_	$t_{CK}$	
Row Precharge	e Time	$t_{RP}$	15	_	14	_	13	_	13	_	12	_	t <sub>CK</sub>	
Row to Columr for Reads	n Delay Time	$t_{RCDRD}$	14	_	13	_	12	_	12	_	11	_	$t_{CK}$	
Row to Columr for Writes	n Delay Time	t <sub>RCDWR</sub>		t <sub>RCI</sub>	OWR(Min)	= max(	t <sub>RCDRD</sub>	<sub>Min)</sub> - (W	/L + 1)	× t <sub>CK</sub> ;2:	×t <sub>CK</sub> )	1	$t_{CK}$	6)
Four Active Wi Rank	ndows within	$t_{FAW}$	40	_	36	_	32	_	32	_	28	_	$t_{CK}$	



Parameter	CAS latency	Symbol	Limit Values										Unit	Note
			-8		-10		-11		-12		-14			
			Min	Max	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Column Timin	g													
CAS(a) to CAS period	(b) Command	$t_{\text{CCD}}$	2	_	2	_	2	_	2	_	2	_	t <sub>CK</sub>	7)
Write to Read O	Command	$t_{WTR}$	8	_	7	_	6	_	6	_	5	_	t <sub>CK</sub>	8)
Read to Write command delay		$t_{RTW}$				$t_{RTW(min)}$	)= (CL	+ BL/2	+2 -WL	.)			t <sub>CK</sub>	9)
Write Cycle Ti	ming Paramet	ters for D	ata and	Data S	Strobe									
Write command WDQS latching		$t_{DQSS}$	WL- 0.25	WL+ 0.25	t <sub>CK</sub>									
Data-in and Da WDQS Setup		$t_{DS}$	0.13	_	0.14	_	0.15	_	0.16	_	0.18	_	ns	
Data-in and Da WDQS Hold Ti		$t_{DH}$	0.13	_	0.14	_	0.15	_	0.16	_	0.18	_	ns	
Data-in and DN width (each inp		t <sub>DIPW</sub>	0.4	_	0.40	_	0.40	_	0.40	_	0.40	_	t <sub>CK</sub>	
DQS input low	pulse width	$t_{DQSL}$	0.45	_	0.40	_	0.40	_	0.40	_	0.40	_	$t_{CK}$	
DQS input high	n pulse width	$t_{DQSH}$	0.45	_	0.40	_	0.40	_	0.40	_	0.40	_	$t_{CK}$	
DQS Write Pre	amble Time	$t_{WPRE}$	0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	$t_{CK}$	
DQS Write Pos	stamble Time	$t_{WPST}$	0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	$t_{CK}$	
Write Recovery	/ Time	$t_{WR}$	13	_	13	_	13	_	12	_	10	_	$t_{CK}$	
Read Cycle Ti	ming Paramet	ters for D	ata and	Data S	Strobe									
Data Access T Clock	ime from	$t_{AC}$	-0.20	-0.20	-0.21	0.21	-0.22	0.22	-0.22	0.22	-0.25	0.25	ns	
Read Preamble	Э	$t_{RPRE}$	0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	$t_{CK}$	
Read Postamb	le	$t_{RPST}$	0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	$t_{CK}$	
Data-out high i time from CLK	mpedance	$t_{HZ}$	t <sub>ACmin</sub>	t <sub>ACmax</sub>	ns									
Data-out low im from CLK	pedance time	$t_{LZ}$	t <sub>ACmin</sub>	t <sub>ACmax</sub>	ns									
DQS edge to C skew	Clock edge	$t_{DQSCK}$	-0.20	0.20	-0.21	0.21	-0.22	0.22	-0.22	0.22	-0.25	0.25	ns	
DQS edge to o	utput data	$t_{DQSQ}$		0.110	_	0.120	_	0.130	_	0.140		0.160	ns	10)
Data hold skew	v factor	$t_{QHS}$	_	0.110	_	0.120	_	0.130	_	0.140	_	0.160	ns	
Data output ho	ld time from	$t_{QH}$					t <sub>HP</sub> -	-t <sub>QHS</sub>					ns	
Refresh/Powe	r Down Timin	g												
Refresh Period	(8192 cycles)	$t_{REF}$	_	32	_	32	_	32	_	32	_	32	ms	
Average period Refresh interva		$t_{REFI}$	3.9	•	3.9		3.9	•	3.9	·	3.9	•	μS	




Parameter	CAS latency	Symbol	Limit Values											Note
			-8		-10		-11		-12		-14			
			Min	Max	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Delay from AR ACT/ AREF	EF to next	$t_{RFC}$	52.0	_	52.0	_	52.0	_	52.0	_	52.0	_	ns	
Self Refresh Exit time		$t_{\rm XSC}$	1000	_	1000	_	1000	_	1000	_	1000	_	$t_{CK}$	
Power Down E	xit time	$t_{XPN}$	7	_	7	_	7	_	7	_	6	_	$t_{CK}$	
Other Timing	Parameters		•									•	•	
RES to CKE se	etup timing	$t_{ATS}$	10	_	10	_	10	_	10	_	10	_	ns	
RES to CKE he	old timing	$t_{ATH}$	10	_	10	_	10	_	10	_	10	_	ns	
Termination up	odate Keep	t <sub>KO</sub>	10	_	10	_	10	_	10	_	10	_	ns	
Rev. ID EMRS timing	to DQ on	$t_{RIDon}$	_	20	_	20	_	20	_	20	_	20	ns	
Rev. ID EMRS timing	to DQ off	$t_{RIDoff}$	_	20	_	20	_	20	_	20	_	20	ns	

- 1) DLL on mode ( -8/10/-11/-12/-14  $f_{\rm CK(Min)}$  = 400 MHz) 2)  $t_{\rm HP}$  is the lesser of  $t_{\rm CL}$  minimum and  $t_{\rm CH}$  minimum actually applied to the device CLK,  $\overline{\rm CLK}$  inputs
- 3) This value of tMRD applies only to the case where the "DLL reset" bit is not activated
- 4)  $t_{\mathrm{MRD}}$  is defined from MRS to any other command then READ
- 5)  $t_{\mathsf{RASmax}}$  is  $8 \times t_{\mathsf{REF}}$
- 6)  $t_{\rm RCDWR(Min)}$  may not drop below 2 ×  $t_{\rm CK}$ 7)  $t_{\rm CCD}$  is either for gapless consecutive reads or gapless consecutive writes. BL =4
- 8) WTR and  $t_{WR}$  start at the first rising edge of CLK after the last valid (falling) WDQS edge of the slowest WDQS signal
- 9) Please round up  $t_{\rm RTW}$  to the next integer of  $t_{\rm CK}$
- 10) This parameter is defined per byte



# 6 Package

## 6.1 Package Outline



Note: The package is conforming with JEDEC MO-207i, VAR DR-z.



## 6.2 Package Thermal Characteristics

					TABLE 23						
				PC	PG-TFBGA-136 Package Thermal Resistances						
		Theta_jA						Theta_jC			
JEDEC Board	1s0p			2s0p							
Air Flow	0 m/s	1 m/s	3 m/s	0 m/s	1 m/s	3 m/s	-	-			
K/W	40	32	27	22	19	17	5	2			

- 1. Theta\_jA: Junction to Ambient thermal resistance. The values have been obtained by simulation using the conditions stated in the JEDEC JESD-51 standard.
- 2. Theta\_jB: Junction to Board thermal resistance. The value has been obtained by simulation.
- 3. Theta\_jC: Junction to Case thermal resistance. The value has been obtained by simulation.



# **List of Illustrations**

Figure 1	Ballout 512-Mbit GDDR3 Graphics RAM [Top View, MF = Low ]	5
Figure 2	Mode Register Set Command	13
Figure 3	Mode Register Bitmap for Mid-Range-Speed Application	14
Figure 4	Mode Register Bitmap for High-Speed Application	15
Figure 5	Mode Register Set Timing	15
Figure 6	Extended Mode Register Set Command	18
Figure 7	Extended Mode Register Bitmap for Mid-Range-Speed Application	19
Figure 8	Extended Mode Register Bitmap for High-Speed Application	19
Figure 9	Extended Mode Register Set Timing	20
Figure 10	Timing of Vendor Code and Revision ID Generation on DQ[7:0]	21
Figure 11	Extended Mode Register 2 Set Command	22
Figure 12	Extended Mode Register 2 Bitmap	22
Figure 13	Output Test Circuit	25
Figure 14	40 Ohm Driver Pull-Down and Pull-Up Characteristics	26
Figure 15	60 Ohm Active Termination Characteristic	
Figure 16	120 Ohm Active Termination Characteristic	29
Figure 17	240 Ohm Active Termination Characteristic	30
Figure 18	Package Outline PG-TFBGA-136-054	37



# **List of Tables**


Table 1	Ordering Information	(
Table 2	Ball Description	
Table 3	Ball Assignment with Mirror	
Table 4	Function Truth Table I	9
Table 5	Function Truth Table II (CKE Table)	10
Table 6	Boundary Scan Exit Order	1
Table 7	Scan Pin Description	12
Table 8	Burst Definition	16
Table 9	ON/OFF mode of DQ/DM receivers	16
Table 10	Revision ID and Vendor Code	2
Table 11	Absolute Maximum Ratings	23
Table 12	Power & DC Operation Conditions (0 °C $\leq$ T <sub>c</sub> $\leq$ 85 °C)	23
Table 13	DC & AC Logic Input Levels (0 °C $\leq$ T <sub>c</sub> $\leq$ 85 °C)	24
Table 14	Differential Clock DC and AC Input conditions (0 °C ≤ T <sub>c</sub> ≤ 85 °C)	2
Table 15	Pin Capacitances (VDDQ = 1.8 V, TA = 25°C, f = 1 MHz)	26
Table 16	Programmed Driver IV Characteristics at 40 Ohm	27
Table 17	Programmed Terminator Characteristics at 60 Ohm	28
Table 18	Programmed Terminator Characteristics of 120 Ohm	29
Table 19	Programmed Terminator Characteristics at 240 Ohm	30
Table 20	Operating Current Ratings ( $0  ^{\circ}\text{C} \le T_c \le 85  ^{\circ}\text{C}$ )	3 <sup>-</sup>
Table 21	Operating Current Measurement Conditions	32
Table 22	Timing Parameters for HYB18H512321BF	34
Table 23	PG-TFBGA-136 Package Thermal Resistances	38



# Contents

1	Overview	3
1.1	Features	3
1.2	Description	4
2	Configuration	
<b>2</b> 2.1	•	
	Ball Definition and Description	
2.2	Mirror Function	
2.3	Truth Tables	
2.3.1	Function Truth Table for more than one Activated Bank	
2.4	Function Truth Table for CKE	. 10
3	Boundary Scan	11
3.1	General Description	
3.2	Disabling the scan feature	
3.2	-	
4	Functional Description	. 13
4.1	Mode Register Set Command (MRS)	. 13
4.1.1	Burst length	. 15
4.1.2	Burst type	
4.1.3	CAS Latency	
4.1.4	Write Latency	
4.1.5	Test mode	
4.1.6	DLL Reset	
4.1.0	Extended Mode Register Set Command (EMRS1)	
4.2 4.2.1		
	DLL enable	
4.2.2	WR	
4.2.3	Termination Rtt	
4.2.4	Output Driver Impedance	
4.2.5	Vendor Code and Revision Identification	
4.3	Extended Mode Register 2 Set Command (EMRS2)	
4.3.1	App Mode	. 22
5	Electrical Characteristics	25
<b>5</b> .1	Absolute Maximum Ratings and Operation Conditions	
5.1	DC Operation Conditions	
5.2.1	Recommended Power & DC Operation Conditions	
5.3	DC & AC Logic Input Levels	
5.4	Differential Clock DC and AC Levels	
5.5	Output Test Conditions	
5.6	Pin Capacitances	
5.7	Driver current characteristics	
5.7.1	Driver IV characteristics at 40 Ohms	
5.7.2	Termination IV Characteristic at 60 Ohms	. 27
5.8	Termination IV Characteristic at 120 Ohms	. 29
5.9	Termination IV Characteristic at 240 Ohms	. 30
5.10	Operating Currents	
5.10.1	Operating Current Ratings for HYB18H512321BF	
5.10.1	Operating Current Measurement Conditions	
5.12	AC Timings for HYB18H512321BF	
	· ·	
6	Package	
6.1	Package Outline	. 37









Edition 2007-09
Published by Qimonda AG
Gustav-Heinemann-Ring 212
D-81739 München, Germany
© Qimonda AG 2007.
All Rights Reserved.

#### Legal Disclaimer

The information given in this Internet Data Sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Qimonda hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office.

Qimonda Components may only be used in life-support devices or systems with the express written approval of Qimonda, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.