



MC3152F • MC3052F MC3152L • MC3052L,P

This is a master-slave J-K flip-flop that triggers on the positive edge of the clock. The flip-flop has an AND input configuration consisting of two J-inputs and a \bar{J} -input ANDed together and two K-inputs and a \bar{K} -input ANDed together. An enable input (JK) is also provided consisting of an additional J and K input internally connected together. This input provides gating in addition to the clock for the clocked inputs (J, K and \bar{K}) or an additional logic input (JK) for use in counters or certain other applications. A direct SET and RESET are provided to enable presetting data into the flip-flop such as initial conditions. The direct SET and RESET control the operation of the flip-flop regardless of the state of the clock.

Information is normally applied to, or changed at, the clocked

inputs while the clock is in the high state, since the inputs are inhibited under this condition. Information may be stored in the master flip flop section when the clock goes low. Once input data has been stored in the master flip flop section it cannot be removed (or changed) by means of the clocked inputs. The direct SET or RESET provide the only means of removing previously stored information. The state of the master flip-flop is transferred to the slave flip-flop section on the positive transition of the clock and the outputs respond accordingly. The flip-flop can be set or reset directly by applying the low state to the direct SET or RESET inputs.

LOGIC DIAGRAM



TRUTH TABLE

J	K	$Q_{(n)}$	$\bar{Q}_{(n)}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

Input Loading Factors

JK = 1.5
J, K, CLOCK = 0.75
SET, RESET = 2.25

Output Loading Factor

10
($V_{CC} = 5.0$ V; $T_A = 25^\circ\text{C}$)

Total Power Dissipation = 75 mW/pkg


Toggle Frequency = 40 MHz

Logical "1" Setup Time = 10 ns

Logical "0" Hold Time = 8.0 ns

$t_{pd} = 20$ ns


$t_{pd} + 12$ ns



See General Information section for packaging.

64

ELECTRICAL CHARACTERISTICS



MC3152F, MC3052F/MC3152L, MC3052L,P (continued)

Characteristic	Pin	MC3152 Test Limits												MC3052 Test Limits												Ground	
		Under Test	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Under Test	Min	Max	Min	Max	Min	Max	Unit	Under Test	Min	Max	Min	Max	Min	Max	Unit
TEST CURRENT/VOLTAGE VALUES																											
TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:																											
@ Test Temperature																											
Temperature																											
MC3152																											
MC3052																											


*Pulse is used to set/latch in desired state. P1 = □ □ 4.0 V (V_{RH})

(continued)

65

ELECTRICAL CHARACTERISTICS (continued)

MC3152F, MC3052F/MC3152L, MC3052L,P (continued)



TEST CURRENT VOLTAGE VALUES

Characteristic	Symbol	Pin Test Under	MC3152 Test Limits												MC3052 Test Limits												Ground		
			Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Unit	Min	Max	Unit	Min	Max	Unit	Min	Max	Unit	Min	Max				
Input Breakdown Voltage	BV _{In}	4	-	6.5	-	-	-	5.5	-	Vdc	-	-	-	-	-	-	-	-	-	-	5.9	-	-	-	-	14			
		12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	5.9	-	-	-	-	14			
		3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	9.10	-	-	-	-	14			
		11	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	9.10	-	-	-	-	14			
		1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	2.5,9,10,13	-	-	-	-	14			
		2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1.4,10,12,13	-	-	-	-	14			
		13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	1.2,3,5,11	-	-	-	-	14			
		5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	4,7,10,12	-	-	-	-	14			
		9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	7	-	-	-	-	14			
		10	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	7	-	-	-	-	14			
Clamp Voltage	V _D	4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	4	-	-	-	-	14			
		12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	12	-	-	-	-	14			
		3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	3	-	-	-	-	14			
		11	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	11	-	-	-	-	14			
		5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	5	-	-	-	-	14			
		10	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10	-	-	-	-	14			
		9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	10	-	-	-	-	14			
		1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	9	-	-	-	-	14			
		2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	2	-	-	-	-	14			
		13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	2	-	-	-	-	14			
Output Voltage*	V _{OL}	6	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	14		
	V _{OH}	6	2.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	14	
	V _{OH}	8	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	14	
Short-Circuit Current	I _{SC}	6	-40	-100	-40	100	-40	100	-40	100	-40	100	-40	100	-40	100	-40	100	-40	100	-40	100	-40	100	-40	100	14		
Power Requirements (Total Device)	Maximum Power	I _{max}	14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	14		
Power Supply Drawn	P _D	14	-	30	-	30	-	30	-	30	-	30	-	30	-	30	-	30	-	30	-	30	-	30	-	30	-	30	14

*Pulse is used to set flip-flop in desired state. P₁ = $\frac{4.0 \text{ V} (V_{RH})}{V - V}$

V

V

V

V

V

V

V

V

V

V

V

V

OPERATING CHARACTERISTICS


Data should be present prior to the negative clock transition. If data is changed from a "1" to a "0" while the clock is in the low state, the flip-flop will not recognize this new data state.

The application of a low level to the SET input sets Q high and low level on the RESET input resets Q low. These functions may be performed at any time without regard to the clock area.

Positive edge triggering — When the clock goes from the low to the high state, the information stored in the master flip-flop section is transferred to the slave flip-flop section thus appearing at the outputs. When the clock is in the high state, the inputs are inhibited.

Unused J, K, and JK inputs should be tied together with used inputs, to the internally connected output, or to a voltage between 2.0 and 5.5 Vdc. The unused J and K inputs must be tied to ground. The unused SET and RESET inputs should be tied to a voltage between 2.0 and 5.5 Vdc.


FIGURE 1 – MAXIMUM CLOCK FREQUENCY TEST CIRCUIT



*The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shell be CT-D70-50 or equivalent.

$C_T = 25 \text{ pF}$ = total parasitic capacitance, which includes probe, wiring, and load capacitances.


WAVEFORMS AND DEFINITIONS



MC3152F, MC3052F/MC3152L, MC3052L,P (continued)

OPERATING CHARACTERISTICS (continued)


FIGURE 2 – SWITCHING TIME TEST CIRCUIT
(For J inputs and RESET input; to test other inputs, refer to Test Procedures Chart)



The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

$C_T = 25 \text{ pF} = \text{total parasitic capacitance, which includes probe, wiring, and load capacitances.}$

VOLTAGE WAVEFORMS AND DEFINITIONS



TEST PROCEDURES CHART

TEST	J*	J'	SET	RESET	X*	Z*	Q*	Q*	LIMITS	
									Inst	
									Max	
Setup "1"	J	C	Gnd	2.5 V	F	Gnd	G	H	16	
Hold "0"	J	B	Gnd	2.5 V	F	Gnd	504 V	225 V	3.0	
Setup "1"	R	Gnd	Gnd	F	2.5 V	C	Gnd	H	16	
Hold "0"	R	Gnd	Gnd	F	2.5 V	B	Gnd	225 V	504 V	3.0
Setup "0"	I	2.5 V	E	2.5 V	F	2.5 V	Gnd	G	15	
Hold "0"	J	2.5 V	D	2.5 V	F	2.5 V	Gnd	504 V	225 V	3.0
Setup "0"	E	2.5 V	Gnd	F	2.5 V	E	Gnd	G	15	
Hold "0"	R	2.5 V	Gnd	F	2.5 V	D	225 V	504 V	3.0	
Setup							Delay from clock to J during Setup "1" & test Delay from clock to B during Setup "1" & test			8
Hold							Delay from clock to D during Setup "1" & test Delay from clock to E during Setup "1" & test			14
Hold							Delay from SET to Q during Setup "1" & test Delay from RESET to Q during Setup "1" & test			18
Hold							Delay from SET to Q during Setup "0" & test Delay from RESET to Q during Setup "0" & test			25

*Letters shown in three columns refer to waveforms