NEC

MOS INTEGRATED CIRCUIT
μPD78F0034Y

8-BIT SINGLE-CHIP MICROCONTROLLER

DESCRIPTION

The μPD78F0034Y is a product of the μPD780034Y Subseries in the 78K/0 Series and equivalent to the μPD780034Y with a flash memory in place of internal ROM.

The μPD78F0034Y has an internal flash memory which enables write/erase of a program while mounted on a board.

Functions are described in detail in the following user's manuals, which should be read when carrying out design work.
μPD780024, 780024Y, 780034, 780034Y Subseries User's Manual: to be published soon
78K/0 Series User's Manual Instruction: IEU-1372

FEATURES

* On-chip multi-master compatible I²C bus serial interface
* Pin-compatible with mask ROM versions (except Vpp pin)
* Flash memory   : 32 Kbytes
* Internal high-speed RAM : 1024 bytes[Note]
* Operable with the same power supply voltage as that of mask ROM version (Vᴅᴅ = 1.8 to 5.5 V)

Note   The flash memory and internal high-speed RAM capacities can be changed with the memory size switching register (IMS).

Remark   For the differences between the flash memory versions and the mask ROM versions, refer to 1. **DIFFERENCES BETWEEN μPD78F0034Y AND MASK ROM VERSIONS.**

ORDERING INFORMATION

| Part Number	Package	Internal ROM
μPD78F0034YCW	64-pin plastic shrink DIP (750 mil)	Flash memory
μPD78F0034YGC-AB8	64-pin plastic QFP (14 × 14 mm)	Flash memory
μPD78F0034YGK-8A8[Note]	64-pin plastic LQFP (12 × 12 mm)	Flash memory

Note   Under planning

■ 6427525 0092540 407 ■

78K/0 SERIES DEVELOPMENT

The products in the 78K/0 Series are listed below. The names enclosed in boxes are subseries names.

⬭ Under mass production

⬭ Under development

Y subseries supports I²C bus.

For control

100 pins	µPD78078	µPD78078Y	Adds timer to µPD78054 with enhanced external interface function
100 pins	µPD78070A	µPD78070AY	ROM-less model of µPD78078
100 pins	µPD780018^Note	µPD780018Y^Note	Enhanced serial I/O of µPD78078 with limited functions
80 pins	µPD78058F	µPD78058FY	Low EMI noise model of µPD78054
80 pins	µPD78054	µPD78054Y	Adds UART and D/A to µPD78014 with enhanced I/O
64 pins	µPD780034	µPD780034Y	Enhanced A/D of µPD780024
64 pins	µPD780024	µPD780024Y	Enhanced serial I/O of µPD78018F, low EMI noise model
64 pins	µPD780964		Enhanced A/D of µPD780924
64 pins	µPD780924		Inverter control circuit and UART provided, low EMI noise model
64 pins	µPD78018F	µPD78018FY	Low-voltage model (1.8 V) of µPD78014 with increased choice of ROM and RAM capacities
64 pins	µPD78014	µPD78014Y	Adds A/D and 16-bit timer to µPD78002
64 pins	µPD780001		Adds A/D to µPD78002 .
64 pins	µPD78002	µPD78002Y	Basic subseries for control applications
42/44 pins	µPD78083		UART provided, low-voltage (1.8 V) operation

For driving FIP™

100 pins	µPD780208	Enhanced I/O, FIP C/D of µPD78044F; Total number of display outputs: 53
80 pins	µPD78044F	Adds 6-bit U/D counter to µPD78024; Total number of display outputs: 34
64 pins	µPD78024	Basic subseries for driving FIP; Total number of display outputs: 26

For driving LCD

100 pins	µPD780308	µPD780308Y	Enhanced SIO of µPD78064 with extended ROM and RAM
100 pins	µPD78064B		Low EMI noise model of the µPD78064
100 pins	µPD78064	µPD78064Y	Subseries for driving LCD with UART provided

Supporting IEBus™

80 pins	µPD78098	Adds IEBus controller to µPD78054

For LV

64 pins	µPD78P0914	PWM output, LV digital code decoder, and Hsync counter provided

Note Under planning

■ 6427525 0092541 343 ■

The following lists the main functional differences in Y subseries.

Subseries	Function	ROM Capacity	Serial Interface		I/O	Voo MIN. Value
For control	μPD78078Y	48 K to 60 K	3-wire/2-wire/I²C	: 1 ch	88	1.8 V
			3-wire with automatic send/receive function	: 1 ch		
	μPD78070AY	—	3-wire/UART	: 1 ch	61	2.7 V
	μPD780018Y	48 K to 60 K	3-wire with automatic send/receive function	: 1 ch	88	
			Time division 3-wire	: 1 ch		
			I²C bus (supports multimaster)	: 1 ch		
	μPD78058FY		3-wire/2-wire/I²C	: 1 ch	69	
			3-wire with automatic send/receive function	: 1 ch		
	μPD78054Y	16 K to 60 K	3-wire/UART	: 1 ch		2.0 V
	μPD780034Y	8 K to 32 K	UART	: 1 ch	51	1.8 V
			3-wire	: 1 ch		
	μPD780024Y		I²C bus (supports multimaster)	: 1 ch		
	μPD78018FY	8 K to 60 K	3-wire/2-wire/I²C	: 1 ch	53	
			3-wire with automatic send/receive function	: 1 ch		
	μPD78014Y	8 K to 32 K	3-wire/2-wire/SBI/I²C	: 1 ch		2.7 V
			3-wire with automatic send/receive function	: 1 ch		
	μPD78002Y	8 K to 16 K	3-wire/2-wire/SBI/I²C	: 1 ch		
For LCD driving	μPD780308Y	48 K to 60 K	3-wire/2-wire/I²C	: 1 ch	57	1.8 V
			3-wire/Time division UART	: 1 ch		
			3-wire	: 1 ch		
	μPD78064Y	16 K to 32 K	3-wire/2-wire/I²C	: 1 ch		2.0 V
			3-wire/UART	: 1 ch		

Remark The functions, except for the serial interface, are the same as those of subseries without Y.

## OVERVIEW OF FUNCTION

Item		Function
Internal memory	Flash memory	32 Kbytes[Note]
	High-speed RAM	1024 bytes[Note]
Memory space		64 Kbytes
General-purpose registers		8 bits x 32 registers (8 bits x 8 registers x 4 banks)
Instruction cycle		On-chip instruction execution time cycle modification function
	When main system clock selected	0.24 µs/0.48 µs/0.95 µs/1.91 µs/3.81 µs (at 8.38-MHz operation)
	When subsystem clock selected	122 µs (at 32.768-kHz operation)
Instruction set		• 16-bit operation • Multiplication/division (8 bits x 8 bits, 16 bits ÷ 8 bits) • Bit manipulation (set, reset, test, boolean operation) • BCD correction, etc.
I/O ports		Total : 51 • CMOS input : 8 • CMOS I/O : 39 • N-ch open drain I/O (5-V resistance) : 4
A/D converter		• 10-bit resolution x 8 channels • Operable over a wide power supply voltage range: AV_{DD} = 1.8 to 5.5 V
Serial interface		• 3-wire serial I/O mode : 1 channel • UART mode : 1 channel • I²C bus mode (supports multimaster) : 1 channel
Timer		• 16-bit timer/event counter : 1 channel • 8-bit timer/event counter : 2 channels • Watch timer : 1 channel • Watchdog timer : 1 channel
Timer output		3 (8-bit PWM output capable: 2)
Clock output		131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.10 MHz, 4.19 MHz, 8.38 MHz (main system clock: at 8.38-MHz operation) 32.768 kHz (subsystem clock: at 32.768-kHz operation)
Buzzer output		1.02 kHz, 2.05 kHz, 4.10 kHz, 8.19 kHz (main system clock: at 8.38-MHz operation)
Vectored-interrupt source	Maskable	Internal : 14 External : 4
	Non-maskable	Internal : 1
	Software	1
Test input		Internal : 1 External : 1
Power supply voltage		V_{DD} = 1.8 to 5.5 V
Operating ambient temperature		T_A = –40 to +85°C
Package		• 64-pin plastic shrink DIP (750 mil) • 64-pin plastic QFP (14 x 14 mm) • 64-pin plastic LQFP (12 x 12 mm, Under planning)

Note The capacities of the flash memory and the internal high-speed RAM can be changed with the memory size switching register (IMS).

PIN CONFIGURATION (TOP VIEW)

- **64-Pin Plastic Shrink DIP (750 mil)**
  μPD78F0034YCW

Left pin	#		#	Right pin
P40/AD0	1		64	P67/ASTB
P41/AD1	2		63	P66/WAIT
P42/AD2	3		62	P65/WR
P43/AD3	4		61	P64/RD
P44/AD4	5		60	P75/BUZ
P45/AD5	6		59	P74/PCL
P46/AD6	7		58	P73/TI51/TO51
P47/AD7	8		57	P72/TI50/TO50
P50/A8	9		56	P71/TI01
P51/A9	10		55	P70/TI00/TO0
P52/A10	11		54	P03/INTP3/ADTRG
P53/A11	12		53	P02/INTP2
P54/A12	13		52	P01/INTP1
P55/A13	14		51	P00/INTP0
P56/A14	15		50	V_{SS1}
P57/A15	16		49	X1
V_{SS0}	17		48	X2
V_{DD0}	18		47	V_{PP}
P30	19		46	XT1
P31	20		45	XT2
P32/SDA0	21		44	RESET
P33/SCL0	22		43	AV_{DD}
P34	23		42	AV_{REF}
P35	24		41	P10/ANI0
P36	25		40	P11/ANI1
P20/SI30	26		39	P12/ANI2
P21/SO30	27		38	P13/ANI3
P22/SCK30	28		37	P14/ANI4
P23/RxD0	29		36	P15/ANI5
P24/TxD0	30		35	P16/ANI6
P25/ASCK0	31		34	P17/ANI7
V_{DD1}	32		33	AV_{SS}

Cautions 1. Connect the V_{PP} pin directly to V_{SS0} in normal operation mode.
2. Connect the AV_{SS} pin to V_{SS0}.

Remark When the μPD78F0034Y is used in application fields that require reduction of the noise generated from inside the microcontroller, the implementation of noise reduction measures, such as supplying voltage to V_{DD0} and V_{DD1} individually and connecting V_{SS0} and V_{SS1} to different ground lines, is recommended.

- **64-Pin Plastic QFP (14 × 14 mm)**
  μPD78F0034YGC-AB8
- **64-Pin Plastic LQFP (12 × 12 mm)**
  μPD78F0034YGK-8A8[Note]

Top pins (64–49): P47/AD7, P46/AD6, P45/AD5, P44/AD4, P43/AD3, P42/AD2, P41/AD1, P40/AD0, P67/ASTB, P66/$\overline{\text{WAIT}}$, P65/$\overline{\text{WR}}$, P64/$\overline{\text{RD}}$, P75/BUZ, P74/PCL, P73/TI51/TO51, P72/TI50/TO50

Left pins (1–16): P50/A8, P51/A9, P52/A10, P53/A11, P54/A12, P55/A13, P56/A14, P57/A15, Vss0, VDD0, P30, P31, P32/SDA0, P33/SCL0, P34, P35

Right pins (48–33): P71/TI01, P70/TI00/TO0, P03/INTP3/ADTRG, P02/INTP2, P01/INTP1, P00/INTP0, Vss1, X1, X2, VPP, XT1, XT2, $\overline{\text{RESET}}$, AVDD, AVREF, P10/ANI0

Bottom pins (17–32): P36, P20/SI30, P21/SO30, P22/$\overline{\text{SCK30}}$, P23/RxD0, P24/TxD0, P25/ASCK0, VDD1, AVss, P17/ANI7, P16/ANI6, P15/ANI5, P14/ANI4, P13/ANI3, P12/ANI2, P11/ANI1

Note   Under planning

Cautions   1.   Connect the VPP pin directly to Vss0 in normal operation mode.
               2.   Connect the AVss pin to Vss0.

Remark   When the μPD78F0034Y is used in application fields that require reduction of the noise generated from inside the microcontroller, the implementation of noise reduction measures, such as supplying voltage to VDD0 and VDD1 individually and connecting Vss0 and Vss1 to different ground lines, is recommended.

A8 to A15	: Address Bus	PCL	: Programmable Clock
AD0 to AD7	: Address/Data Bus	$\overline{RD}$	: Read Strobe
ADTRG	: AD Trigger Input	$\overline{RESET}$	: Reset
ANI0 to ANI7	: Analog Input	RxD0	: Receive Data
ASCK0	: Asynchronous Serial Clock	$\overline{SCK30}$	: Serial Clock
ASTB	: Address Strobe	SCL0	: Serial Clock
AV_{DD}	: Analog Power Supply	SDA0	: Serial Data
AV_{REF}	: Analog Reference Voltage	SI30	: Serial Input
AV_{SS}	: Analog Ground	SO30	: Serial Output
BUZ	: Buzzer Clock	TI00, TI01, TI50, TI51	: Timer Input
INTP0 to INTP3	: Interrupt from Peripherals	TO0, TO50, TO51	: Timer Output
P00 to P03	: Port 0	TxD0	: Transmit Data
P10 to P17	: Port 1	V_{DD0}, V_{DD1}	: Power Supply
P20 to P25	: Port 2	V_{PP}	: Programming Power Supply
P30 to P36	: Port 3	V_{SS0}, V_{SS1}	: Ground
P40 to P47	: Port 4	$\overline{WAIT}$	: Wait
P50 to P57	: Port 5	$\overline{WR}$	: Write Strobe
P64 to P67	: Port 6	X1, X2	: Crystal (Main System Clock)
P70 to P75	: Port 7	XT1, XT2	: Crystal (Subsystem Clock)

BLOCK DIAGRAM

TI00/TO0/P70 → | 16-bit TIMER/ EVENT COUNTER |

TI01/P71 →

TI50/TO50/P72 → | 8-bit TIMER/ EVENT COUNTER50 |

TI51/TO51/P73 → | 8-bit TIMER/ EVENT COUNTERS51 |

| WATCHDOG TIMER |

| WATCH TIMER |

SI30/P20
SO30/P21
SCK30/P22 → | SERIAL INTERFACE30 |

RxD0/P23
TxD0/P24
ASCK0/P25 → | UART0 |

SDA0/P32
SCL0/P33 → | I²C BUS |

ANI0/P10 to
ANI7/P17
AV_DD
AV_SS
AV_REF → | A/D CONVERTER |

INTP0/P00 to
INTP3/P03 → | INTERRUPT CONTROL |

BUZ/P75 → | BUZZER OUTPUT |

PCL/P74 → | CLOCK OUTPUT CONTROL |

| 78K/0 CPU CORE |

| FLASH MEMORY (32 Kbytes) |

| RAM (1024 Bytes) |

V_DD0 V_DD1 V_SS0 V_SS1 V_PP

| PORT0 | → P00 to P03
| PORT1 | → P10 to P17
| PORT2 | → P20 to P25
| PORT3 | → P30 to P36
| PORT4 | → P40 to P47
| PORT5 | → P50 to P57
| PORT6 | → P64 to P67
| PORT7 | → P70 to P75

| EXTERNAL ACCESS |
→ AD0/P40 to AD7/P47
→ A8/P50 to A15/P57
→ RD/P64
→ WR/P65
→ WAIT/P66
→ ASTB/P67

| SYSTEM CONTROL |
→ RESET
→ X1
→ X2
→ XT1
→ XT2

■ 6427525 0092547 861 ■

CONTENTS

1. DIFFERENCES BETWEEN μPD78F0034Y AND MASK ROM VERSIONS

The μPD78F0034Y is a product provided with a flash memory which enables on-board writing, erasing, and rewriting of programs with the device mounted on target system.

The functions of the μPD78F0034Y (except the function of flash memory) can be made the same as those of the mask ROM versions by setting the memory size switching register (IMS).

Table 1-1 shows the differences between the flash memory version (μPD78F0034Y) and the mask ROM versions (μPD780031Y, 780032Y, 780033Y, and 780034Y).

Table 1-1. Differences between μPD78F0034Y and Mask ROM Versions

Item	μPD78F0034Y	Mask ROM Versions
Internal ROM structure	Flash memory	Mask ROM
Internal ROM capacity	32 Kbytes	μPD780031Y : 8 Kbytes μPD780032Y : 16 Kbytes μPD780033Y : 24 Kbytes μPD780034Y : 32 Kbytes
Internal high-speed RAM capacity	1024 bytes	μPD780031Y : 512 bytes μPD780032Y : 512 bytes μPD780033Y : 1024 bytes μPD780034Y : 1024 bytes
Internal ROM and internal high-speed RAM capacity changeable/not changeable with memory size switching register	Changeable^Note	Not changeable
IC pin	Not provided	Provided
Vpp pin	Provided	Not provided
Electrical specifications	Refer to the data sheet of individual products.	

Note   Flash memory is set to 32 Kbytes and internal high-speed RAM is set to 1024 bytes by RESET input.

2. PIN FUNCTIONS

2.1 Port Pins (1/2)

Pin Name	I/O	Function		After Reset	Alternate Function
P00	I/O	Port 0 4-bit input/output port. Input/output can be specified bit-wise. When used as an input port, an internal pull-up resistor can be connected by software.		Input	INTP0
P01					INTP1
P02					INTP2
P03					INTP3/ADTRG
P10 to P17	Input	Port 1 8-bit input only port.		Input	ANI0 to ANI7
P20	I/O	Port 2 6-bit input/output port. Input/output can be specified bit-wise. When used as an input port, an internal pull-up resistor can be connected by software.		Input	SI30
P21					SO30
P22					SCK30
P23					RxD0
P24					TxD0
P25					ASCK0
P30	I/O	Port 3 7-bit input/output port. Input/output can be specified bit-wise.	N-ch open drain input/output port. LED can be driven directly.	Input	—
P31					
P32					SDA0
P33					SCL0
P34			When used as an input port, an internal pull-up resistor can be connected by software.		—
P35					
P36					
P40 to P47	I/O	Port 4 8-bit input/output port. Input/output can be specified bit-wise. When used as an input port, an internal pull-up resistor can be connected by software. Test input flag (KRIF) is set to 1 by falling edge detection.		Input	AD0 to AD7
P50 to P57	I/O	Port 5 8-bit input/output port. LED can be driven directly. Input/output can be specified bit-wise. When used as an input port, an internal pull-up resistor can be connected by software.		Input	A8 to A15
P64	I/O	Port 6 4-bit input/output port. Input/output can be specified bit-wise. When used as an input port, an internal pull-up resistor can be connected by software.		Input	$\overline{RD}$
P65					$\overline{WR}$
P66					$\overline{WAIT}$
P67					$\overline{ASTB}$

2.1 Port Pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
P70	I/O	Port 7	Input	TI00/TO0
P71		6-bit input/output port.		TI01
P72		Input/output can be specified bit-wise.		TI50/TO50
P73		When used as an input port, an internal pull-up resistor can be connected by software.		TI51/TO51
P74				PCL
P75				BUZ

2.2 Non-Port Pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt input by which the effective edge (rising edge, falling edge, or both rising edge and falling edge) can be specified.	Input	P00
INTP1				P01
INTP2				P02
INTP3				P03/ADTRG
SI30	Input	Serial interface serial data input.	Input	P20
SO30	Output	Serial interface serial data output.	Input	P21
SDA0	I/O	Serial interface serial data input/output.	Input	P32
$\overline{SCK30}$	I/O	Serial interface serial clock input/output.	Input	P22
SCL0				P33
RxD0	Input	Serial data input for asynchronous serial interface.	Input	P23
TxD0	Output	Serial data output for asynchronous serial interface.	Input	P24
ASCK0	Input	Serial clock input for asynchronous serial interface.	Input	P25
TI00	Input	External count clock input to 16-bit timer (TM0).	Input	P70/TO0
TI01				P71
TI50		External count clock input to 8-bit timer (TM50).		P72/TO50
TI51		External count clock input to 8-bit timer (TM51).		P73/TO51
TO0	Output	16-bit timer (TM0) output.	Input	P70/TI00
TO50		8-bit timer (TM50) output (shared with 8-bit PWM output).	Input	P72/TI50
TO51		8-bit timer (TM51) output (shared with 8-bit PWM output).		P73/TI51
PCL	Output	Clock output (for trimming of main system clock and subsystem clock).	Input	P74
BUZ	Output	Buzzer output.	Input	P75
AD0 to AD7	I/O	Lower address/data bus for extending memory externally.	Input	P40 to P47
A8 to A15	Output	Higher address bus for extending memory externally.	Input	P50 to P57
$\overline{RD}$	Output	Strobe signal output for read operation of external memory.	Input	P64
$\overline{WR}$		Strobe signal output for write operation of external memory.		P65
$\overline{WAIT}$	Input	Inserting wait for accessing external memory.	Input	P66
ASTB	Output	Strobe output which externally latches address information output to port 4 and port 5 to access external memory.	Input	P67

■ 6427525 0092551 292 ■

2.2 Non-Port Pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
ANI0 to ANI7	Input	A/D converter analog input.	Input	P10 to P17
ADTRG	Input	A/D converter trigger signal input.	Input	P03/INTP3
AVREF	Input	A/D converter reference voltage input.	—	—
AVDD	—	A/D converter analog power supply. Voltage equal to VDD0 or VDD1.	—	—
AVSS	—	A/D converter ground potential. Voltage equal to VSS0 or VSS1.	—	—
RESET	Input	System reset input.	—	—
X1	Input	Connecting crystal resonator for main system clock oscillation.	—	—
X2	—		—	—
XT1	Input	Connecting crystal resonator for subsystem clock oscillation.	—	—
XT2	—		—	—
VDD0	—	Positive power supply voltage for ports.	—	—
VSS0	—	Ground potential of ports.	—	—
VDD1	—	Positive power supply (except ports).	—	—
VSS1	—	Ground potential (except ports).	—	—
VPP	—	Applying high-voltage for program write/verify. Connected directly to VSS0 in normal operation mode.	—	—

2.3 Recommended Connection of Unused Pins

Table 2-1 shows the recommended connection of unused pins.

Table 2-1. Recommended Connection of Unused Pins

Pin Name	I/O	Recommended Connection when Not Used
P00/INTP0	I/O	Independently connected to Vsso through a resistor.
P01/INTP1		
P02/INTP2		
P03/INTP3/ADTRG		
P10/ANI0 to P17/ANI7	Input	Independently connected to Vooo or Vsso through a resistor.
P20/SI30	I/O	
P21/SO30		
P22/SCK30		
P23/RxD0		
P24/TxD0		
P25/ASCK0		
P30, P31		
P32/SDA0		
P33/SCL0		
P34 to P36		
P40/AD0 to P47/AD7		Independently connected to Vooo through a resistor.
P50/A8 to P57/A15		Independently connected to Vooo or Vsso through a resistor.
P64/RD		
P65/WR		
P66/WAIT		
P67/ASTB		
P70/TI00/TO0		
P71/TI01		
P72/TI50/TO50		
P73/TI51/TO51		
P74/PCL		
P75/BUZ		
RESET	Input	—
XT1		Connected to Vooo.
XT2	—	Left open.
AVREF		Connected to Vsso.
AVDD		Connected to Vooo.
AVss		Connected to Vsso.
Vpp		Connected directly to Vsso.

3. MEMORY SIZE SWITCHING REGISTER (IMS)

This register sets a part of internal memory to be unused by software. The memory mapping can be made the same as that of mask ROM versions with different types of internal memory (ROM and RAM).

The IMS is set with an 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets the IMS to C8H.

Figure 3-1. Format of Memory Size Switching Register

	7	6	5	4	3	2	1	0	Address	After reset	R/W
IMS	RAM2	RAM1	RAM0	0	ROM3	ROM2	ROM1	ROM0	FFF0H	C8H	W

ROM3	ROM2	ROM1	ROM0	Selection of Internal ROM Capacity
0	0	1	0	8 Kbytes
0	1	0	0	16 Kbytes
0	1	1	0	24 Kbytes
1	0	0	0	32 Kbytes
Others				Setting prohibited

RAM2	RAM1	RAM0	Selection of Internal High-speed RAM Capacity
0	1	0	512 bytes
1	1	0	1024 bytes
Others			Setting prohibited

Table 3-1 shows the IMS set value to make the memory mapping the same as that of mask ROM versions.

Table 3-1. Set Value of Memory Size Switching Register

Target Mask ROM Versions	IMS Set Value
*µ*PD780031Y	42H
*µ*PD780032Y	44H
*µ*PD780033Y	C6H
*µ*PD780034Y	C8H

4. FLASH MEMORY PROGRAMMING

Writing to a flash memory can be performed without removing the memory from the target system. Writing is performed connecting the dedicated flash programmer (Flashpro) to the host machine and the target system.

Writing to a flash memory can also be performed on the adapter for flash memory writing that is connected to Flashpro.

Remark   Flashpro is a product of Naitou Densei Machidaseisakusho Co., Ltd.

4.1 Selection of Transmission Method

Writing to a flash memory is performed using the Flashpro with a serial transmission mode. One of the transmission methods is selected from those in Table 4-1. The selection of the transmission method is made by using the format shown in Figure 4-1. Each transmission method is selected by the number of V$_{PP}$ pulses shown in Table 4-1.

Table 4-1. List of Transmission Method

Transmission Method	Channels	Pin	V$_{PP}$ Pulses
3-wire serial I/O	1	SI30/P20 SO30/P21 $\overline{\text{SCK30}}$/P22	0
UART	1	RxD0/P23 TxD0/P24 $\overline{\text{ASCK0}}$/P25	8
I²C bus	1	SDA0/P32 SCL0/P33	4
Pseudo 3-wire serial I/O	1	P72/TI50/TO50 (serial clock input) P71/TI01 (serial data output) P70/TI00/TO0 (serial data input)	12

Caution   Select a transmission method always using the number of V$_{PP}$ pulses shown in Table 4-1.

Figure 4-1. Format of Transmission Method Selection

■ 6427525 0092555 938 ■

4.2 Function of Flash Memory Programming

Operations such as writing to a flash memory are performed by various command/data transmission and reception operations according to the selected transmission method. Table 4-2 shows major functions of flash memory programming.

Table 4-2. Major Functions of Flash Memory Programming

Functions	Descriptions
Reset	Used to stop write operation and detect transmission cycle.
Batch verify	Compares the entire memory contents with the input data.
Batch delete	Deletes the entire memory contents.
Batch blank check	Checks the deletion status of the entire memory.
High-speed write	Performs write to the flash memory based on the write start address and the number of data to be written (number of bytes).
Continuous write	Performs continuous write based on the information input with high-speed write operation.
Status	Used to confirm the current operating mode and operation end.
Oscillation frequency setting	Sets the frequency of the resonator.
Delete time setting	Sets the memory delete time.
Silicon signature read	Outputs the device name and memory capacity, and device block information.

4.3 Connection of Flashpro

The connection of the Flashpro and the μPD78F0034Y differs according to the transmission method (3-wire serial I/O, UART, and I²C bus). The connection for each transmission method is shown in Figures 4-2, 4-3, and 4-4, respectively.

### Figure 4-2. Connection of Flashpro for 3-wire Serial I/O System

**Figure 4-3. Connection of Flashpro for UART System**

Flashpro		μPD78F0034Y
Vpp	→	Vpp
VDD	→	VDD
RESET	→	RESET
SCK	→	ASCK0
SO	→	RxD0
SI	→	TxD0
GND	→	Vss

Figure 4-4. Connection of Flashpro Using Pseudo 3-Wire Serial I/O Method

| Flashpro		μPD78F0034Y
Vpp	→	Vpp
VDD	→	VDD
RESET	→	RESET
SCK	→	SCL0
SI	→	SDA0
GND	→	Vss

■ 6427525 0092557 700 ■

5. PACKAGE DRAWINGS

64-PIN PLASTIC SHRINK DIP (750 mil) (Unit: mm)

64   33

1   32

58.68 MAX.

5.08 MAX.

4.31 MAX.

3.2±0.3

0.51 MIN.

0.9 MIN.

0.50±0.10 ⊕ 0.17 Ⓜ

1.778 1.78 MAX.

19.05

17.0

$0.25^{+0.10}_{-0.05}$

0-15°

P64C-70-750A,C-1

64-PIN PLASTIC QFP (14 x 14) (Unit: mm)

17.6±0.4

14.0±0.2

48
49
33
32

14.0±0.2

17.6±0.4

64
1
17
16

1.0

1.0   0.35±0.10 ⊕ 0.15 Ⓜ   0.8

detail of lead end

2.85 MAX.

0.1±0.1

5°±5°

2.55

1.8±0.2

0.15 +0.10 −0.05

▱ 0.10

0.8±0.2

P64GC-80-AB8-3

64-PIN PLASTIC LQFP (12 x 12) (Unit: mm)

detail of lead end

1.7 MAX.

0.125±0.075

5°±5°

14.8±0.4

12.0±0.2

12.0±0.2

14.8±0.4

48

33

49

32

64

17

1

16

1.125

1.125

0.30±0.10 ⊕ 0.13 Ⓜ 0.65

1.4

1.4±0.2

0.15 +0.10 −0.05

▱ 0.10

0.6±0.2

P64GK-65-8A8-1

APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the μPD78F0034Y.

Language Processing Software

RA78K/0[Notes 1, 2, 3, 4]	78K/0 Series common assembler package
CC78K/0[Notes 1, 2, 3, 4]	78K/0 Series common C compiler package
DF780034[Notes 1, 2, 3, 4, 8]	Device file for μPD780034 subseries
CC78K/0-L[Notes 1, 2, 3, 4]	78K/0 Series common C compiler library source file

Flash Memory Writing Tools

Flashpro	Dedicated flash writer Product of Naitou Densei Machidaseisakusho Co., Ltd.
PA-FLASH64CW (Tentative name)[Note 8] PA-FLASH64GC (Tentative name)[Note 8] PA-FLASH64GK (Tentative name)[Note 8]	Adapter for flash writing Product of Naitou Densei Machidaseisakusho Co., Ltd.

Debugging Tool

IE-780000-SL[Note 8]	75XL, 78K/0S, 78K/0, and 78K/IV Series common in-circuit emulator
IE-78K0-SL-EM[Note 8]	78K/0 Series common CPU core board
IE-78K0-SL-P01[Note 8]	78K/0 Series common emulation board
IE-780034-SL-EM4[Note 8]	Probe board for μPD780034Y Subseries emulation
EP-64CW-SL[Note 8]	Emulation probe for 64-pin plastic shrink DIP (CW type)
EP-64GC-SL[Note 8]	Emulation probe for 64-pin plastic QFP (GC-AB8 type)
EV-9200GC-64	Socket to be mounted on a target system board made for the 64-pin plastic QFP (GC-AB8 type)
EP-64GK-SL[Note 8]	Emulation probe for 64-pin plastic LQFP (GK-8A8 type)
TGK-064SBW	Adapter to be mounted on a target system board made for the 64-pin plastic LQFP (GK-8A8 type) Product of Tokyo Eletech Corporation
SM78K0[Notes 5, 6, 7]	78K/0 Series common system simulator
ID78K0[Notes 4, 5, 6, 7]	78K/0 Series common integrated debugger
DF780034[Notes 1, 2, 5, 6, 7, 8]	Device file for μPD780034 Subseries

Real-time OS

RX78K/0[Notes 1, 2, 3, 4]	78K/0 Series real-time OS
MX78K0[Notes 1, 2, 3, 4]	78K/0 Series OS

Fuzzy Inference Development Support System

FE9000[Note 1]/FE9200[Note 8]	Fuzzy knowledge data creation tool
FT9080[Note 1]/FT9085[Note 2]	Translator
FI78K0[Notes 1, 2]	Fuzzy inference module
FD78K0[Notes 1, 2]	Fuzzy inference debugger

Notes 1. PC-9800 Series (MS-DOS™) based
2. IBM PC/AT™ and compatibles (PC DOS™/IBM DOS™/MS-DOS) based
3. HP9000 Series 300™ (HP-UX™) based
4. HP9000 Series 700™ (HP-UX) based, SPARCstation™ (SunOS™) based, EWS4800 Series (EWS-UX/V) based
5. PC-9800 Series (MS-DOS + Windows™) based
6. IBM PC/AT and compatibles (PC DOS/IBM DOS/MS-DOS + Windows) based
7. NEWS™ (NEWS-OS™) based
8. Under development

Remarks 1. For third party development tools, refer to the **78K/0 Series Selection Guide (U11126E)**
2. The RA78K/0, CC78K/0, SM78K0, ID78K0, and RX78K/0 are used in combination with the DF780034.

APPENDIX B. RELATED DOCUMENTS

Device Related Documents

Document Name	Document No. (English)	Document No. (Japanese)
μPD780024, 780024Y, 780034, 780034Y Subseries User's Manual	Planned	Planned
μPD78F0034Y Preliminary Product Information	This manual	U11994J
78K/0 Series User's Manual Instruction	IEU-1372	IEU-849
78K/0 Series Instruction Table	—	U10903J
78K/0 Series Instruction Set	—	U10904J
μPD780034Y Subseries Special Function Register Table	—	Planned

Development Tools Documents (User's Manual)

Document Name		Document No. (English)	Document No. (Japanese)
RA78K Series Assembler Package	Operation	EEU-1399	EEU-809
	Language	EEU-1404	EEU-815
RA78K Series Structured Assembler Preprocessor		EEU-1402	EEU-817
CC78K Series C Compiler	Operation	EEU-1280	EEU-656
	Language	EEU-1284	EEU-655
CC78K/0 C Compiler	Operation	—	U11517J
	Language	—	U11518J
CC78K/0 C Compiler Application Note	Programming Know-how	EEA-1208	EEU-618
CC78K Series Library Source File		—	EEU-777
IE-780000-SL		Planned	Planned
IE-78K0-SL-P01		Planned	Planned
IE-780034-SL-EM4		Planned	Planned
EP-64CW-SL		Planned	Planned
EP-64GC-SL		Planned	Planned
EP-64GK-SL		Planned	Planned
SM78K0 System Simulator (Windows Based)	Reference	U10181E	U10181J
SM78K Series System Simulator	External Parts User Open Interface Specification	U10092E	U10092J
ID78K0 Integrated Debugger EWS based	Reference	—	U11151J
ID78K0 Integrated Debugger Windows based	Guide	—	U11649J
ID78K0 Integrated Debugger PC based	Reference	—	U11539J

6427525 0092563 T04

Embedded Software Documents (User's Manual)

Document Name		Document No. (English)	Document No. (Japanese)
78K/0 Series Real Time OS	Basic	—	U11537J
	Installation	—	U11536J
	Technical	—	U11538J
OS for 78K/0 Series MX78K0	Basic	—	EEU-5010
Fuzzy Knowledge Data Creation Tool		EEU-1438	EEU-829
78K/0, 78K/II, 87AD Series Fuzzy Inference Development Support System Translator		EEU-1444	EEU-862
78K/0 Series Fuzzy Inference Development Support System Fuzzy Inference Module		EEU-1441	EEU-858
78K/0 Series Fuzzy Inference Development Support System Fuzzy Inference Debugger		EEU-1458	EEU-921

Other Documents

Document Name	Document No. (English)	Document No. (Japanese)
IC Package Manual	C10943X	
Semiconductor Device Mounting Technology Manual	C10535E	C10535J
Quality Grade on NEC Semiconductor Devices	IEI-1209	C11531J
Reliable Quality Maintenance on NEC Semiconductor Devices	C10983E	C10983J
Electrostatic Discharge (ESD) Test	—	MEM-539
Semiconductor Devices Quality Guarantee Guide	MEI-1202	MEM-603
Microcomputer Product Series Guide	—	U11416J

Caution   The contents of the above related documents are subject to change without notice. The latest documents should be used for design, etc.