

CMOS ASIC

T-90-60
T-42-11-09

CG10 Gate Array Device Description

Device Name	2-input Gate Equivalency ¹	Cell Propagation Delay	Maximum Number of Signal Pins ²	I/O Options	Supply Voltage	Operating Temperature Range
CG10272	3,256 gates	0.5 ns (F/O = 2, 2-input NAND gate)	108	Input: Normal buffer Clock driver Schmitt trigger CMOS input Input pull-up/ pull-down Output: Normal buffer 3-state Bidirectional Driver output Edge rate control	5 V ± 5% Extended Voltage range of operation optional Please contact Fujitsu	0 to 70°C Extended temperature range optional Please contact Fujitsu
CG10342	4,032 gates		123			
CG10492	5,572 gates		148			
CG10572	6,510 gates		163			
CG10692	7,684 gates		163			
CG10103	11,080 gates		188			
CG10133	14,720 gates		220			

¹The gate counts in parentheses show the number of basic cells (BCs) on chip, including BCs used for I/O buffers. The UHB2 I/O buffers are implemented using basic cells.

²The maximum number of signal pins depends on the selected packages and output drive requirement.

³Design implementation dependent.

⁴Values for normal driver and clock buffer.

CG10 Gate Array Package Options

Device Name	Dual In-line Package							Quad Flat Package									
	22	24	28	40	42	48	64	44	48	64	80	100	120	160	176	196	208
CG10272	P	P	P, P _S	C, P	C, C _S P, P _S	C, P, P _S	P _S	P	C, P ²	P	P	C, P	P				
CG10342		C, P	C, P	C, P	C _S , P _S P	C, P, P _S	P _S		C, P ²	P	P	C, P	P				
CG10492		P	P	P	C, P, P _S	C, P, P _S	P _S			P	P	P	P	P			
CG10572			P	P	P, P _S	P, P _S	P _S			P	P	P	C, P	P			
CG10692				P	P, P _S	P, P _S	P _S			P	P	P	C, P	P			
CG10103										P ¹	P ¹	P ¹	C, P	C, P	P ¹		
CG10133													P ¹	P ¹	P ¹	P ¹	P ¹

C = Ceramic Package

P = Plastic Package

C_S = Ceramic shrink style package (DIP with pins spaced at 70 mils center to center; Quad flat packages with pins spaced at 20 mils center to center).

P_S = Plastic shrink style package (DIP with pins spaced at 70 mils center to center).

¹Under development.

²48-pin flat packages has two body size options

