

## 8192 BIT BIPOLAR TTL


## PROGRAMMABLE READ ONLY MEMORY

**Description**

The μPB408C, μPB408D, μPB428C and μPB428D are high speed, electrically programmable, fully decoded 8192 bit TTL read only memories. On-chip address decoding, four chip select inputs and open-collector/three-state outputs allow easy expansion of memory capacity. The μPB408C, μPB408D, μPB428C and μPB428D are fabricated with logic level zero (low); logic level one (high) can be electrically programmed into the selected bit locations. The same address inputs are used for both programming and reading.

**Features**

- 1024 WORDS × 8 BITS organization (Fully decoded)
- TTL Interface
- Fast read access time : 50 ns MAX. (μPB408-1, μPB428-1)
- Medium power consumption : 500 mW TYP.
- Four chip select inputs for memory expansion
- Open-Collector outputs (μPB408C, μPB408D)/Three-state outputs (μPB428C, μPB428D)
- Cerdip 24-Lead Dual In-Line Package (μPB408D, μPB428D)
- Plastic 24-Lead Dual In-Line Package (μPB408C, μPB428C)
- Fast Programming time : 200 μs/bit TYP.
- Replaceable with : Signetics' 82S180/181, Harris' HM 7680/7681 and equivalent devices (as a ROM)

**Connection Diagram  
(Top View)****Pin names**

A <sub>0</sub> - A <sub>9</sub>	: Address Inputs
O <sub>1</sub> - O <sub>8</sub>	: Data Outputs
CS <sub>1</sub> , CS <sub>2</sub> , CS <sub>3</sub> , CS <sub>4</sub>	: Chip Select Inputs
V <sub>CC</sub>	: Power Supply (+5V)
GND	: Ground

## Operation

First we define an internal Chip Select logic by four Chip Select inputs:

$$CS' = \overline{CS}_1 + \overline{CS}_2 + \overline{CS}_3 \cdot CS_4$$

That is,  $CS'$  is a logical zero (low) if and only if  $\overline{CS}_1 = \overline{CS}_2 = 0$  and  $CS_3 = CS_4 = 1$ . While  $CS'$  is a logical one (high) in all the other cases.


### 1. Programming

A logic one can be permanently programmed into a selected bit location by using special equipment (programmer). First, the desired word is selected by the ten address inputs in TTL levels. The four Chip Select inputs must be set so that  $CS'$  is a logical one. Secondly, a train of high current programming pulses is applied to the desired output. After the sensed voltage indicates that the selected bit is in the logic one state, an additional pulse train is applied, then is stopped.

### 2. Reading

To read the memory, The four Chip Select inputs must be set so that  $CS'$  is a logical zero. The outputs then correspond to the data programmed in the selected words. When the four Chip Select inputs are set so that  $CS'$  becomes a logical one, all the outputs will be high (floating).

## Logic Diagram



## ABSOLUTE MAXIMUM RATINGS

Supply Voltage	V <sub>CC</sub>	-0.5 to +7.0	V
Input Voltage	V <sub>I</sub>	-0.5 to +5.5	V
Output Voltage	V <sub>O</sub>	-0.5 to +5.5	V
Output Current	I <sub>O</sub>	50	mA
Operating Temperature	T <sub>opt</sub>	-25 to +75	°C
Storage Temperature			
Cerdip Package	T <sub>stg</sub>	-65 to +150	°C
Plastic Package	T <sub>stg</sub>	-55 to +125	°C

D.C. CHARACTERISTICS (V<sub>CC</sub> = 4.5 to 5.5 V, T<sub>a</sub> = 0 to 75 °C)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITION
Input High Voltage	V <sub>IH</sub>	2.0			V	
Input Low Voltage	V <sub>IL</sub>			0.85	V	
Input High Current	I <sub>IH</sub>			40	μA	V <sub>I</sub> =5.5 V    V <sub>CC</sub> =5.5 V
Input Low Current	-I <sub>IL</sub>			0.25	mA	V <sub>I</sub> =0.4 V    V <sub>CC</sub> =5.5 V
Output Low Voltage	V <sub>OL</sub>			0.45	V	I <sub>O</sub> =16 mA    V <sub>CC</sub> =4.5 V
Output Leakage Current	I <sub>OFF1</sub>			40	μA	V <sub>O</sub> =5.5 V    V <sub>CC</sub> =5.5 V
Output Leakage Current	-I <sub>OFF2</sub>			40	μA	V <sub>O</sub> =0.4 V    V <sub>CC</sub> =5.5 V
Input Clamp Voltage	-V <sub>IC</sub>			1.2	V	I <sub>I</sub> =-18 mA    V <sub>CC</sub> =4.5 V
Power Supply Current	I <sub>CC</sub>		100	160	mA	All Inputs Grounded    V <sub>CC</sub> =5.5 V
Output High Voltage	V <sub>OH</sub>	2.4			V	I <sub>O</sub> =-2.4 mA    V <sub>CC</sub> =4.5 V
Output Short Circuit Current	-I <sub>SC</sub>	20		70	mA	V <sub>O</sub> =0 V

\* Note: Applicable to  $\mu$ PB428C and  $\mu$ PB428D.

CAPACITANCE (V<sub>CC</sub> = 5 V, f = 1 MHz, T<sub>a</sub> = 25 °C)

CHARACTERISTIC	SYMBOL	MIN.	MAX.	UNIT	TEST CONDITION
Input Capacitance	C <sub>IN</sub>		8	pF	V <sub>IN</sub> = 2.5 V
Output Capacitance	C <sub>OUT</sub>		10	pF	V <sub>OUT</sub> = 2.5 V

A.C. CHARACTERISTICS (V<sub>CC</sub> = 4.5 to 5.5 V, T<sub>a</sub> = 0 to 75 °C)

CHARACTERISTIC	SYMBOL	$\mu$ PB408C-1, $\mu$ PB428C-1		$\mu$ PB408C, $\mu$ PB428C		UNIT
		MIN.	MAX.	MIN.	MAX.	
Address Access Time	t <sub>AA</sub>		50		60	ns
Chip Select Access Time	t <sub>ACS</sub>		30		40	ns
Chip Select Disable Time	t <sub>DCS</sub>		30		40	ns

Note 1. Output Load: See Fig. 1.

Note 2. Input Waveform: 0.0 V for low level and 3.0 V for high level, less than 10 ns for both rise and fall times.

Note 3. Measurement References: 1.5 V for both inputs and outputs.

Note 4. C<sub>L</sub> in Fig. 1 includes jig and probe stray capacitances.




Fig. 1


# Programming Specification

It is imperative that this specification be rigorously observed in order to correctly program the  $\mu$ PB408C,  $\mu$ PB408D,  $\mu$ PB428C and  $\mu$ PB428D. NEC will not accept responsibility for any device found to be defective if it were not programmed according to this specification.

CHARACTERISTIC	LIMIT	UNIT	NOTES
Ambient Temperature	25 ±5	°C	
Programming Pulse Amplitude Clamp Voltage Ramp Rate (Both in Rise and in Fall) Pulse Width Duty Cycle	200 ±5 % 28 ±0 % –2 % 70 MAX. 7.5 ±5 % 70 % MIN.	mA V V/µs µs	15 V point/150 Ω load.
Sense Current Amplitude Clamp Voltage Ramp Rate Sense Current Interruption before and after address change	20 ±0.5 28 ±0 % –2 % 70 MAX. 10 MIN.	mA V V/µs µs	15 V point/150 Ω load.
Programming VCC	5.0 ±5 % –0 %	V	
Maximum Sensed Voltage* for programmed “1”	7.0 ±0.1	V	
Delay from trailing edge of programming pulse before sensing output voltage	0.7 MIN.	µs	

- A bit is judged to be programmed when two successive sense readings  $10 \mu s$  apart with no intervening programming pulse, pass the limit. When this condition has been met, four additional pulses are applied and the pulse train, then the sense current is terminated.



Fig. 2 Typical Output Voltage Waveform.



## Package Dimensions

## 24PIN Plastic DIP

Item	Millimeters
A	33.02 max
B	2.54 max
C	2.54 [TP]
D	.50 $\pm$ .10
E	27.94
F	1.2 min
G	3.5 $\pm$ 0.3
H	.51 min
I	4.31 max
J	5.72 max
K	15.24 [TP]
L	13.2
M	.25 $\pm$ .10 .05



## 24PIN Cerdip

Item	Millimeters
A	33.02 max
B	2.54 max
C	2.54 [TP]
D	.50 $\pm$ .010
E	27.94
F	1.2 min
G	3.0 $\pm$ .3
H	.51 min
I	3.80
J	5.08 max
K	15.24 [TP]
L	13.21
M	.25 $\pm$ .05

