## Features

- Six Half-bridge Outputs Formed by Six High-side and Six Low-side Drivers
- Capable of Switching all Kinds of Loads (Such as DC Motors, Bulbs, Resistors, Capacitors and Inductors)
- $\mathrm{R}_{\text {DSon }}$ Typically $1.0 \Omega$ at $25^{\circ} \mathrm{C}$, Maximum $2.2 \Omega$ at $200^{\circ} \mathrm{C}$
- Up to 650-mA Output Current
- Very Low Quiescent Current $\mathrm{I}_{\mathrm{S}}<\mathbf{2 0} \boldsymbol{\mu \mathrm { A }}$ in Standby Mode
- Outputs Short-circuit Protected
- Overtemperature Prewarning and Protection
- Undervoltage Protection
- Various Diagnosis Functions Such as Shorted Output, Open Load, Overtemperature and Power Supply Fail
- Serial Data Interface
- Operation Voltage up to 40V
- Daisy Chaining Possible
- Serial Interface 5V Compatible, up to 2 MHz Clock Frequency
- QFN24 Package


## 1. Description

The ATA6837 is designed for high-temperature applications. In mechatronic solutions, for example, turbo charger or exhaust gas recirculation systems, many flaps have to be controlled by DC motor driver ICs which are located very close to the hot engine or actuator and where ambient temperatures up to $150^{\circ} \mathrm{C}$ are usual. Due to the advantages of SOI technology, junction temperatures up to $200^{\circ} \mathrm{C}$ are allowed. This enables new cost-effective board design possibilities to achieve complex mechatronic solutions.

The ATA6837 is a fully protected hex half-bridge driver, used to control up to 6 different loads by a microcontroller in automotive and industrial applications.

Each of the six high-side and six low-side drivers is capable of driving currents up to 650 mA . The drivers are internally connected to form 6 half-bridges and can be controlled separately from a standard serial data interface. Therefore, all kinds of loads, such as bulbs, resistors, capacitors and inductors, can be combined. The IC especially supports the application of H-bridges to drive DC motors.

Protection is guaranteed in terms of short-circuit conditions, overtemperature and undervoltage. Various diagnosis functions and a very low quiescent current in standby mode make a wide range of applications possible.

Automotive qualification referring to conducted interferences, EMC protection and ESD protection gives added value and enhanced quality for the exacting requirements of automotive applications.


Figure 1-1. Block Diagram QFN24


## 2. Pin Configuration

Figure 2-1. Pinning QFN $24,5 \times 5,0.65 \mathrm{~mm}$ pitch


Table 2-1. Pin Description QFN24

| Pin | Symbol | Function |
| :---: | :---: | :--- |
| 1 | OUT4 SENSE | Only for testability in final test |
| 2 | OUT4 | Half-bridge output 4; formed by internally connected power MOS high-side switch 4 and low-side switch 4 <br> with internal reverse diodes; short circuit protection; overtemperature protection; diagnosis for short and <br> open load |
| 3 | VS | Power supply output stages HS4, HS5 and HS6 |
| 4 | VS | Power supply output stages HS1, HS2 and HS3 |
| 5 | OUT3 | Output 3; see pin 1 |
| 6 | OUT3 SENSE | Only for testability in final test |
| 7 | NC | Internal bond to GND |
| 8 | OUT2 | Output 2; see pin 1 |
| 9 | OUT2 SENSE | Only for testability in final test |
| 10 | OUT1 SENSE | Only for testability in final test |
| 11 | OUT1 | Output 1; see pin 1 |
| 12 | INH | Inhibit input; 5V logic input with internal pull down; low = standby, high = normal operation |
| 14 | DO | Serial data output; 5V CMOS logic level tri-state output for output (status) register data; sends 16-bit status <br> information to the microcontroller (LSB is transferred first). Output will remain tri-stated unless device is <br> selected by CS = low, therefore, several ICs can operate on one data output line only |
| 15 | VCC | Logic supply voltage (5V) |
| 16 | NC | Internal bond to GND |

Table 2-1. Pin Description QFN24 (Continued)

| Pin | Symbol | Function |
| :---: | :---: | :---: |
| 17 | CS | Chip select input; 5V CMOS logic level input with internal pull up; low = serial communication is enabled, high = disabled |
| 18 | CLK | Serial clock input; 5V CMOS logic level input with internal pull down; controls serial data input interface and internal shift register ( $\mathrm{f}_{\max }=2 \mathrm{MHz}$ ) |
| 19 | DI | Serial data input; 5V CMOS logic level input with internal pull down; receives serial data from the control device; DI expects a 16-bit control word with LSB being transferred first |
| 20 | OUT6 | Output 6; see pin 1 |
| 21 | OUT6 SENSE | Only for testability in final test |
| 22 | OUT5 SENSE | Only for testability in final test |
| 23 | OUT5 | Output 5; see pin 1 |
| 24 | NC | Internal bond to GND |

## 3. Functional Description

### 3.1 Serial Interface

Data transfer starts with the falling edge of the CS signal. Data must appear at DI synchronized to CLK and is accepted on the falling edge of the CLK signal. LSB (bit 0, SRR) has to be transferred first. Execution of new input data is enabled on the rising edge of the CS signal. When CS is high, pin DO is in a tri-state condition. This output is enabled on the falling edge of CS. Output data will change their state with the rising edge of CLK and stay stable until the next rising edge of CLK appears. LSB (bit $0, T P$ ) is transferred first.

Figure 3-1. Data Transfer Input Data Protocol


Table 3-1. Input Data Protocol

| Bit | Input Register | Function |
| :---: | :---: | :--- |
| 0 | SRR | Status register reset (high = reset; the bits PSF, SCD and <br> overtemperature shutdown in the output data register are set to low) |
| 1 | LS1 | Controls output LS1 (high = switch output LS1 on) |
| 2 | HS1 | Controls output HS1 (high = switch output HS1 on) |
| 3 | LS2 | See LS1 |
| 4 | HS2 | See HS1 |
| 5 | LS3 | See LS1 |
| 6 | HS3 | See HS1 |
| 7 | LS4 | See LS1 |
| 8 | HS4 | See HS1 |
| 9 | LS5 | See LS1 |
| 10 | HS5 | See HS1 |
| 11 | LS6 | See LS1 |
| 12 | HS6 | See HS1 |
| 13 | OLD | Open load detection (low = on) |
| 14 | SCT | Programmable time delay for short circuit <br> (shutdown delay high/low = 12 ms/1.5 ms) |
| 15 | SI | Software inhibit; low = standby, high = normal operation <br> (data transfer is not affected by standby function because the digital <br> part is still powered) |

Table 3-2. Output Data Protocol

| Bit | Output (Status) Register | Function |
| :---: | :---: | :---: |
| 0 | TP | Temperature prewarning: high = warning (overtemperature shutdown see remark below) |
| 1 | Status LS1 | Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off) |
| 2 | Status HS1 | Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off) |
| 3 | Status LS2 | Description see LS1 |
| 4 | Status HS2 | Description see HS1 |
| 5 | Status LS3 | Description see LS1 |
| 6 | Status HS3 | Description see HS1 |
| 7 | Status LS4 | Description see LS1 |
| 8 | Status HS4 | Description see HS1 |
| 9 | Status LS5 | Description see LS1 |
| 10 | Status HS5 | Description see HS1 |
| 11 | Status LS6 | Description see LS1 |
| 12 | Status HS6 | Description see HS1 |
| 13 | SCD | Short circuit detected: set high, when at least one output is switched off by a short circuit condition |
| 14 | INH | Inhibit: this bit is controlled by software (bit SI in input register) and hardware inhibit (pin INH). High = standby, low = normal operation |
| 15 | PSF | Power supply fail: undervoltage at pin VS detected |

Note: Bit 0 to 15 = high: overtemperature shutdown

Table 3-3. Status of the Input Register After Power on Reset

| $\begin{gathered} \hline \text { Bit } 15 \\ \text { (SI) } \end{gathered}$ | $\begin{array}{l\|} \hline \text { Bit } 14 \\ \text { (SCT) } \end{array}$ | $\begin{aligned} & \hline \text { Bit } 13 \\ & \text { (OLD) } \end{aligned}$ | $\begin{aligned} & \text { Bit } 12 \\ & \text { (HS6) } \end{aligned}$ | $\begin{aligned} & \hline \text { Bit } 11 \\ & \text { (LS6) } \end{aligned}$ | $\begin{aligned} & \hline \text { Bit } 10 \\ & \text { (HS5) } \end{aligned}$ | $\begin{aligned} & \hline \text { Bit } 9 \\ & \text { (LS5) } \end{aligned}$ | $\begin{aligned} & \hline \text { Bit } 8 \\ & \text { (HS4) } \end{aligned}$ | $\begin{aligned} & \hline \text { Bit } 7 \\ & \text { (LS4) } \end{aligned}$ | $\begin{gathered} \hline \text { Bit } 6 \\ \text { (HS3) } \end{gathered}$ | $\begin{aligned} & \hline \text { Bit } 5 \\ & \text { (LS3) } \end{aligned}$ | $\begin{aligned} & \hline \text { Bit } 4 \\ & \text { (HS2) } \end{aligned}$ | $\begin{aligned} & \text { Bit } 3 \\ & \text { (LS2) } \end{aligned}$ | $\begin{gathered} \hline \text { Bit } 2 \\ \text { (HS1) } \end{gathered}$ | $\begin{aligned} & \hline \text { Bit } 1 \\ & \text { (LS1) } \end{aligned}$ | $\begin{gathered} \hline \text { Bit } 0 \\ \text { (SRR) } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | H | L | L | L | L | L | L | L | L | L | L | L | L | L |

### 3.2 Power-supply Fail

In case of undervoltage at pin VS, an internal timer is started. When during a permanent undervoltage the delay time ( $\mathrm{t}_{\mathrm{duv}}$ ) is reached, the power supply fail bit (PSF) in the output register is set and all outputs are disabled. When normal voltage is present again, the outputs are enabled immediately. The PSF bit remains high until it is reset by the SRR bit in the input register.

### 3.3 Open-load Detection

If the open-load detection bit (OLD) is set to low, a pull-up current for each high-side switch and a pull-down current for each low-side switch is turned on (open-load detection current $\mathrm{I}_{\mathrm{HS1-6}}$, $\mathrm{I}_{\mathrm{LS} 1-6}$ ). If $\mathrm{V}_{\mathrm{VS}}-\mathrm{V}_{\mathrm{HS} 1-6}$ or $\mathrm{V}_{\mathrm{LS} 1-6}$ is lower than the open-load detection threshold (open-load condition), the corresponding bit of the output in the output register is set to high. Switching on an output stage with OLD bit set to low disables the open load function for this output.

### 3.4 Overtemperature Protection

If the junction temperature exceeds the thermal prewarning threshold, $\mathrm{T}_{\mathrm{jPW}}$ set, the temperature prewarning bit (TP) in the output register is set. When the temperature falls below the thermal prewarning threshold, $\mathrm{T}_{\mathrm{jPW}}$ reset, the bit TP is reset. The TP bit can be read without transferring a complete 16 -bit data word: with CS = high to low, the state of TP appears at pin DO. After the microcontroller has read this information, CS is set high and the data transfer is interrupted without affecting the state of the input and output registers.
If the junction temperature exceeds the thermal shutdown threshold, $\mathrm{T}_{\mathrm{j} \text { switch off }}$, the outputs are disabled and all bits in the output register are set high. The outputs can be enabled again when the temperature falls below the thermal shutdown threshold, $T_{j \text { switch on }}$, and when a high has been written to the SRR bit in the input register. Thermal prewarning and shutdown threshold have hysteresis.

### 3.5 Short-circuit Protection

The output currents are limited by a current regulator. Current limitation takes place when the overcurrent limitation and shutdown threshold ( $\mathrm{I}_{\mathrm{HS} 1-6}, \mathrm{I}_{\mathrm{LS} 1-6}$ ) are reached. Simultaneously, an internal timer is started. The shorted output is disabled when during a permanent short the delay time ( $\mathrm{t}_{\mathrm{dSd}}$ ) programmed by the short-circuit timer bit (SCT) is reached. Additionally, the short-circuit detection bit (SCD) is set. If the temperature prewarning bit TP in the output register is set during a short, the shorted output is disabled immediately and SCD bit is set. By writing a high to the SRR bit in the input register, the SCD bit is reset and the disabled outputs are enabled.

### 3.6 Inhibit

There are two ways to inhibit the ATA6837:

- Set bit SI in the input register to 0
- Switch pin INH to OV

In both cases, all output stages are turned off but the serial interface stays active. The output stages can be activated again by bit $\mathrm{SI}=1$ (when INH = VCC) or by pin INH switched back to VCC (when SI = 1).

## 4. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
All values refer to GND pins.

| Parameters | Pin | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | 3, 4 | $\mathrm{V}_{\text {vs }}$ | -0.3 to +40 | V |
| Supply voltage t < 0.5s; $\mathrm{I}_{\text {S }}>-2 \mathrm{~A}$ | 3, 4 | $\mathrm{V}_{\mathrm{vs}}$ | -1 | V |
| Supply voltage difference <br> $\mathrm{V}_{\mathrm{S}_{\text {_pin3 }}}-\mathrm{V}_{\mathrm{S}_{\text {_pin4 }}}$ | 3, 4 | $\Delta \mathrm{V}_{\text {vs }}$ | 150 | mV |
| Logic supply voltage | 14 | $\mathrm{V}_{\mathrm{Vcc}}$ | -0.3 to +7 | V |
| Logic input voltage | 17-19 | $\mathrm{V}_{\mathrm{DI}}, \mathrm{V}_{\mathrm{CLK}}, \mathrm{V}_{\mathrm{CS}}$ | -0.3 to $\mathrm{V}_{\mathrm{Vcc}}+0.3$ | V |
| Logic output voltage | 13 | $\mathrm{V}_{\mathrm{DO}}$ | -0.3 to $\mathrm{V}_{\mathrm{Vcc}}+0.3$ | V |
| Input current | 12, 17-19 | $\mathrm{I}_{\text {INH, }} \mathrm{I}_{\mathrm{DI},} \mathrm{I}_{\mathrm{CLK}}, \mathrm{I}_{\mathrm{CS}}$ | -10 to +10 | mA |
| Output current | 13 | $\mathrm{I}_{\mathrm{DO}}$ | -10 to +10 | mA |
| Output current | 2, 5, 8, 11, 20, 23 | $\mathrm{I}_{\text {OUT } 1}$ to $\mathrm{I}_{\text {OUT6 }}$ | Internally limited, see "Output Specification" in Section 7. on page 9 |  |
| Junction temperature range |  | $\mathrm{T}_{\mathrm{j}}$ | -40 to +200 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $\mathrm{T}_{\text {STG }}$ | -55 to +200 | ${ }^{\circ} \mathrm{C}$ |
| Ambient temperature range |  | $\mathrm{T}_{\mathrm{a}}$ | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |

## 5. Thermal Resistance

Table 5-1. QFN24: Depends on the PCB-board

| Parameter | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Junction pin |  | 16 | $R_{\text {thJP }}$ |  |  | $<5$ | K/W |
| Junction ambient |  |  | $R_{\text {thJA }}$ |  |  | 35 | K/W |

## 6. Operating Range

| Parameter | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage |  | 3,4 | $\mathrm{~V}_{\mathrm{Vs}}$ | $\mathrm{V}_{\mathrm{UV}}{ }^{(1)}$ |  | 40 | V |
| Logic supply voltage |  | 14 | $\mathrm{~V}_{\mathrm{VCC}}$ | 4.75 |  | 5.25 | V |
| Logic input voltage |  | $12,17-19$ | $\mathrm{~V}_{\mathrm{INH},} \mathrm{V}_{\mathrm{D},} \mathrm{V}_{\mathrm{CLK},}$ | -0.3 |  | $\mathrm{~V}_{\mathrm{VCC}}$ | V |
| Serial interface clock <br> frequency |  |  | $\mathrm{f}_{\mathrm{CLK}}$ |  |  | 2 | MHz |
| Junction temperature <br> range |  | $\mathrm{T}_{\mathrm{j}}$ | -40 |  | +200 | ${ }^{\circ} \mathrm{C}$ |  |

## 7. Electrical Characteristics

$7.5 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<40 \mathrm{~V} ; 4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V}$; $\mathrm{INH}=\mathrm{High} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}}<200^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{a}} \leq 150^{\circ} \mathrm{C}$; unless otherwise specified, all values refer to GND pins.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Current Consumption |  |  |  |  |  |  |  |  |
| 1.1 | Total quiescent current ( $\mathrm{V}_{\mathrm{S}}$ and all outputs to VS) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}=33 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \text {, bit } \mathrm{SI}=\text { low or } \\ & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \text {, pin INH = low } \\ & \text { Output pins to } \mathrm{VS} \text { and } \\ & \text { GND } \end{aligned}$ | 3, 4 | $I_{\text {vs }}$ |  |  | 20 | $\mu \mathrm{A}$ | A |
| 1.2 | Quiescent current (VCC) | $\begin{aligned} & 4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{VCc}}<5.25 \mathrm{~V}, \\ & \mathrm{INH} \text { or bit SI = low } \end{aligned}$ | 14 | $\mathrm{I}_{\mathrm{VCC}}$ |  |  | 40 | $\mu \mathrm{A}$ | A |
| 1.3 | Supply current (VS) | $\mathrm{V}_{\mathrm{Vs}}<28 \mathrm{~V}$ normal operation, all output stages off | 3, 4 | $I_{\text {vs }}$ |  | 0.8 | 1.2 | mA | A |
| 1.4 | Supply current (VS) | $\mathrm{V}_{\mathrm{vs}}<28 \mathrm{~V}$ normal operation, all output low stages on, no load | 3, 4 | $\mathrm{I}_{\text {vs }}$ |  |  | 10 | mA | A |
| 1.5 | Supply current (VS) | $\mathrm{V}_{\mathrm{Vs}}<28 \mathrm{~V}$ normal operation, all output high stages on, no load | 3, 4 | $I_{\text {vs }}$ |  |  | 16 | mA | A |
| 1.6 | Supply current (VCC) | $4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{Vcc}}<5.25 \mathrm{~V},$ normal operation | 14 | $\mathrm{I}_{\mathrm{VCC}}$ |  |  | 200 | $\mu \mathrm{A}$ | A |
| 1.7 | Discharge current (VS) | $\mathrm{V}_{\mathrm{Vs}}=40 \mathrm{~V}, \mathrm{INH}=$ low | 3, 4 | $\mathrm{I}_{\mathrm{vs}}$ |  |  | 5 | mA | A |
| 2 | Internal Oscillator Frequency |  |  |  |  |  |  |  |  |
| 2.1 | Frequency (time base for delay timers) |  |  | $\mathrm{f}_{\text {OSC }}$ | 19 |  | 45 | kHz | A |
| 3 | Undervoltage Detection, Power-on Reset |  |  |  |  |  |  |  |  |
| 3.1 | Power-on reset threshold |  | 14 | $\mathrm{V}_{\mathrm{Vcc}}$ | 2.3 | 2.7 | 3.0 | V | A |
| 3.2 | Power-on reset delay time | After switching on $\mathrm{V}_{\mathrm{Vcc}}$ |  | $\mathrm{t}_{\text {dPor }}$ | 20 | 95 | 180 | $\mu \mathrm{s}$ | A |
| 3.3 | Undervoltage detection threshold |  | 14 | $\mathrm{V}_{\mathrm{UV}}$ | 5.5 |  | 7.0 | V | A |
| 3.4 | Undervoltage detection hysteresis |  | 14 | $\Delta \mathrm{V}_{\mathrm{UV}}$ |  | 0.4 |  | V | A |
| 3.5 | Undervoltage detection delay |  |  | $\mathrm{t}_{\mathrm{dUV}}$ | 7 |  | 21 | ms | A |
| 4 | Thermal Prewarning and Shutdown |  |  |  |  |  |  |  |  |
| 4.1 | Thermal prewarning |  |  | $\mathrm{T}_{\text {jPWset }}$ | 170 | 195 | 220 | ${ }^{\circ} \mathrm{C}$ | B |
| 4.2 | Thermal prewarning |  |  | $\mathrm{T}_{\text {jPWreset }}$ | 155 | 180 | 205 | ${ }^{\circ} \mathrm{C}$ | B |
| 4.3 | Thermal prewarning hysteresis |  |  | $\mathrm{T}_{\mathrm{jPW}}$ |  | 15 |  | K | C |
| 4.4 | Thermal shutdown |  |  | $\mathrm{T}_{\mathrm{j} \text { switch off }}$ | 200 | 225 | 250 | ${ }^{\circ} \mathrm{C}$ | B |
| 4.5 | Thermal shutdown |  |  | $\mathrm{T}_{\mathrm{j} \text { switch on }}$ | 185 | 210 | 235 | ${ }^{\circ} \mathrm{C}$ | B |

${ }^{*}$ ) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to $90 \%$ of final level. Device not in standby for $\mathrm{t}>1 \mathrm{~ms}$.

## 7. Electrical Characteristics (Continued)

$7.5 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<40 \mathrm{~V} ; 4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V}$; $\mathrm{INH}=\mathrm{High} ;-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}}<200^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{a}} \leq 150^{\circ} \mathrm{C}$; unless otherwise specified, all values refer to GND pins.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4.6 | Thermal shutdown hysteresis |  |  | $\mathrm{T}_{\mathrm{j} \text { switch off }}$ |  | 15 |  | K | C |
| 4.7 | Ratio thermal shutdown/thermal prewarning |  |  | $\mathrm{T}_{\mathrm{j} \text { switch off/ }}$ TjPW set | 1.05 | 1.2 |  |  | C |
| 4.8 | Ratio thermal shutdown/thermal prewarning |  |  | $\mathrm{T}_{\mathrm{j} \text { switch on/ }}$ <br> $\mathrm{T}_{\mathrm{jPW}}$ reset | 1.05 | 1.2 |  |  | C |
| 5 | Output Specification (LS1-LS6, HS1-HS6) 7.5V < V $\mathrm{vs}<40 \mathrm{~V}$ |  |  |  |  |  |  |  |  |
| 5.1 | On resistance | $\mathrm{I}_{\text {Out }}=600 \mathrm{~mA}$ | $\begin{gathered} 2,5,8 \\ 11,20 \\ 23 \end{gathered}$ | $\mathrm{R}_{\text {DS OnL }}$ |  |  | 2.2 | $\Omega$ | A |
| 5.2 | On resistance | $\mathrm{I}_{\text {Out }}=-600 \mathrm{~mA}$ | $\begin{gathered} 2,5,8 \\ 11,20 \\ 23 \end{gathered}$ | $\mathrm{R}_{\text {DS OnH }}$ |  |  | 2.2 | $\Omega$ | A |
| 5.3 | High-side output leakage current (total quiescent current see 1.1) | $V_{\text {Out } 1-6}=0 \mathrm{~V}$ <br> all output stages off | $\begin{gathered} 2,5,8, \\ 11,20, \\ 23 \\ \hline \end{gathered}$ | $\mathrm{I}_{\text {Out 1-6 }}$ | -60 |  |  | $\mu \mathrm{A}$ | A |
| 5.4 | Low-side output leakage current (total quiescent current see 1.1) | $V_{\text {Out } 1-6}=V S$ <br> all output stages off | 2, 5, 8, <br> 11, 20, <br> 23 | $I_{\text {Out 1-6 }}$ |  |  | 250 | $\mu \mathrm{A}$ | A |
| 5.5 | Inductive shutdown energy |  | $\begin{gathered} 2,5,8 \\ 11,20 \\ 23 \end{gathered}$ | $\mathrm{W}_{\text {outx }}$ |  |  | 15 | mJ | D |
| 5.6 | Overcurrent limitation and shutdown threshold | $\mathrm{V}_{\mathrm{Vs}} \leq 13 \mathrm{~V}$ | $\begin{gathered} 2,5,8 \\ 11,20 \\ 23 \end{gathered}$ | $\mathrm{I}_{\text {LS1-6 }}$ | 650 | 950 | 1400 | mA | A |
| 5.7 | Overcurrent limitation and shutdown threshold | $\mathrm{V}_{\mathrm{vs}} \leq 13 \mathrm{~V}$ | $\begin{gathered} 2,5,8, \\ 11,20, \\ 23 \\ \hline \end{gathered}$ | $\mathrm{I}_{\text {HST-6 }}$ | -1400 | -950 | -650 | mA | A |
| 5.8 | Overcurrent limitation and shutdown threshold | $20 \mathrm{~V}<\mathrm{V}_{\text {vs }}<40 \mathrm{~V}$ | $\begin{gathered} 2,5,8, \\ 11,20, \\ 23 \end{gathered}$ | $\mathrm{I}_{\text {LS1-6 }}$ | 650 | 950 | 1600 | mA | C |
| 5.9 | Overcurrent limitation and shutdown threshold | $20 \mathrm{~V}<\mathrm{V}_{\mathrm{vs}}<40 \mathrm{~V}$ | 2, 5, 8, <br> 11, 20, <br> 23 | $\mathrm{I}_{\text {HST-6 }}$ | -1600 | -950 | -650 | mA | C |
| 5.10 | Overcurrent shutdown delay time | $\begin{aligned} & \text { Input register } \\ & \text { bit } 14(\mathrm{SCT})=\text { low } \\ & \mathrm{V}_{\mathrm{Vs}}=13 \mathrm{~V} \end{aligned}$ |  | $\mathrm{t}_{\text {dSd }}$ | 0.9 | 1.5 | 2.1 | ms | A |
| 5.11 | Overcurrent shutdown delay time | $\begin{aligned} & \text { Input register } \\ & \text { bit } 14(\mathrm{SCT})=\text { High } \\ & \mathrm{V}_{\text {vs }}=13 \mathrm{~V} \end{aligned}$ |  | $\mathrm{t}_{\text {dSd }}$ | 7 | 12 | 17 | ms | A |
| 5.12 | High-side open load detection current | Input register bit 13 (OLD) = low, output off | $\begin{aligned} & 2,5,8, \\ & 11,20, \end{aligned}$ <br> 23 | $\mathrm{I}_{\text {Out-3H }}$ | -1.6 |  | -0.3 | mA | A |

${ }^{*}$ ) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to $90 \%$ of final level. Device not in standby for $\mathrm{t}>1 \mathrm{~ms}$.

## 7. Electrical Characteristics (Continued)

$7.5 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<40 \mathrm{~V} ; 4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V}$; INH = High; $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}}<200^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{a}} \leq 150^{\circ} \mathrm{C}$; unless otherwise specified, all values refer to GND pins.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5.13 | Low-side open load detection current | Input register bit 13 (OLD) = low, output off | $\begin{gathered} \hline 2,5,8, \\ 11,20, \\ 23 \end{gathered}$ | $I_{\text {Out1-3L }}$ | 0.3 |  | 1.6 | mA | A |
| 5.14 | Open load detection current ratio |  | $\begin{gathered} 2,5,8, \\ 11,20 \\ 23 \end{gathered}$ | IOLoutLXI <br> IOLoutHX | 1.05 | 1.2 | 2 |  |  |
| 5.15 | High-side open load detection voltage | Input register bit 13 (OLD) = low, output off | $\begin{gathered} 2,5,8, \\ 11,20, \\ 23 \end{gathered}$ | $\mathrm{V}_{\text {Out 1-6H }}$ | 0.5 |  | 2.5 | V | A |
| 5.16 | Low-side open load detection voltage | Input register bit 13 (OLD) = low, output off | $\begin{gathered} 2,5,8 \\ 11,20 \\ 23 \end{gathered}$ | $\mathrm{V}_{\text {Out 1-6L }}$ | 0.5 |  | 2.2 | V | A |
| 5.17 | High-side output switch on delay ${ }^{(1)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{vs}}=13 \mathrm{~V} \\ & \mathrm{R}_{\text {Load }}=30 \Omega \end{aligned}$ |  | $\mathrm{t}_{\text {don }}$ |  |  | 20 | $\mu \mathrm{s}$ | A |
| 5.18 | Low-side output switch on delay ${ }^{(1)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Vs}}=13 \mathrm{~V} \\ & \mathrm{R}_{\text {Load }}=30 \Omega \\ & \hline \end{aligned}$ |  | $\mathrm{t}_{\text {don }}$ |  |  | 20 | $\mu \mathrm{s}$ | A |
| 5.19 | High-side output switch off delay ${ }^{(1)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{VS}}=13 \mathrm{~V} \\ & \mathrm{R}_{\text {Load }}=30 \Omega \end{aligned}$ |  | $\mathrm{t}_{\text {doff }}$ |  |  | 20 | $\mu \mathrm{s}$ | A |
| 5.20 | Low-side output switch off delay ${ }^{(1)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{vs}}=13 \mathrm{~V} \\ & \mathrm{R}_{\text {Load }}=30 \Omega \end{aligned}$ |  | $\mathrm{t}_{\text {doff }}$ |  |  | 3 | $\mu \mathrm{s}$ | A |
| 5.21 | Dead time between corresponding high- and low-side switches | $\begin{aligned} & \mathrm{V}_{\mathrm{VS}}=13 \mathrm{~V} \\ & \mathrm{R}_{\text {Load }}=30 \Omega \end{aligned}$ |  | $\mathrm{t}_{\text {don }}-\mathrm{t}_{\text {doff }}$ | 1 |  |  | $\mu \mathrm{s}$ | A |
| 6 | Inhibit Input |  |  |  |  |  |  |  |  |
| 6.1 | Input voltage low-level threshold |  | 12 | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & 0.3 \times \\ & \mathrm{V}_{\mathrm{Vcc}} \end{aligned}$ |  |  | V | A |
| 6.2 | Input voltage high-level threshold |  | 12 | $\mathrm{V}_{\mathrm{IH}}$ |  |  | $\begin{aligned} & 0.7 \times \\ & \mathrm{V}_{\mathrm{Vcc}} \end{aligned}$ | V | A |
| 6.3 | Hysteresis of input voltage |  | 12 | $\Delta V_{1}$ | 100 |  | 700 | mV | A |
| 6.4 | Pull-down current | $\mathrm{V}_{\text {INH }}=\mathrm{V}_{\text {VCC }}$ |  | $\mathrm{I}_{\text {PD }}$ | 10 |  | 80 | $\mu \mathrm{A}$ | A |
| 7 | Serial Interface: Logic Inputs DI, CLK, CS |  |  |  |  |  |  |  |  |
| 7.1 | Input voltage low-level threshold |  | 17-19 | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & 0.3 \times \\ & V_{\mathrm{Vcc}} \end{aligned}$ |  |  | V | A |
| 7.2 | Input voltage high-level threshold |  | 17-19 | $\mathrm{V}_{\mathrm{IH}}$ |  |  | $\begin{aligned} & 0.7 \times \\ & \mathrm{V}_{\mathrm{Vcc}} \end{aligned}$ | V | A |
| 7.3 | Hysteresis of input voltage |  | 17-19 | $\Delta V_{1}$ | 50 |  | 500 | mV | A |
| 7.4 | Pull-down current pin DI, CLK | $\mathrm{V}_{\mathrm{DI}}, \mathrm{V}_{\mathrm{CLK}}=\mathrm{V}_{\mathrm{VCC}}$ | 18-19 | $\mathrm{I}_{\text {PDSI }}$ | 2 |  | 50 | $\mu \mathrm{A}$ | A |
| 7.5 | Pull-up current pin CS | $\mathrm{V}_{\mathrm{CS}}=0 \mathrm{~V}$ | 17 | $\mathrm{I}_{\text {Pusi }}$ | -50 |  | -2 | $\mu \mathrm{A}$ | A |

${ }^{*}$ ) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to $90 \%$ of final level. Device not in standby for $t>1 \mathrm{~ms}$.

## 7. Electrical Characteristics (Continued)

$7.5 \mathrm{~V}<\mathrm{V}_{\mathrm{S}}<40 \mathrm{~V} ; 4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<5.25 \mathrm{~V}$; INH = High; $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{j}}<200^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{a}} \leq 150^{\circ} \mathrm{C}$; unless otherwise specified, all values refer to GND pins.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | Serial Interface: Logic Output DO |  |  |  |  |  |  |  |  |
| 8.1 | Output voltage low level | $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}$ | 13 | $\mathrm{V}_{\text {DOL }}$ |  |  | 0.5 | V | A |
| 8.2 | Output voltage high level | $\mathrm{l}_{\mathrm{OL}}=-1 \mathrm{~mA}$ | 13 | $\mathrm{V}_{\text {DOH }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{vcc}}- \\ 0.7 \mathrm{~V} \end{gathered}$ |  |  | V | A |
| 8.3 | Leakage current (tri-state) | $\begin{aligned} & \mathrm{V}_{\mathrm{CS}}=\mathrm{V}_{\mathrm{VCC}} \\ & \mathrm{OV}<\mathrm{V}_{\mathrm{DO}}<\mathrm{V}_{\mathrm{VCC}} \end{aligned}$ | 13 | $\mathrm{I}_{\text {DO }}$ | -10 |  | 10 | $\mu \mathrm{A}$ | A |

${ }^{*}$ ) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to $90 \%$ of final level. Device not in standby for $\mathrm{t}>1 \mathrm{~ms}$.

## 8. Serial Interface: Timing

| Parameters | Test Conditions | Pin | Timing Chart No. | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DO enable after CS falling edge | $\mathrm{C}_{\mathrm{DO}}=100 \mathrm{pF}$ | 13 | 1 | $t_{\text {ENDO }}$ |  |  | 200 | ns |
| DO disable after CS rising edge | $C_{\text {DO }}=100 \mathrm{pF}$ | 13 | 2 | $\mathrm{t}_{\text {DISDO }}$ |  |  | 200 | ns |
| DO fall time | $C_{\text {DO }}=100 \mathrm{pF}$ | 13 | - | $\mathrm{t}_{\text {DOf }}$ |  |  | 100 | ns |
| DO rise time | $\mathrm{C}_{\mathrm{DO}}=100 \mathrm{pF}$ | 13 | - | $\mathrm{t}_{\text {DOr }}$ |  |  | 100 | ns |
| DO valid time | $\mathrm{C}_{\mathrm{DO}}=100 \mathrm{pF}$ | 13 | 10 | $\mathrm{t}_{\text {DoVal }}$ |  |  | 200 | ns |
| CS setup time |  | 17 | 4 | $\mathrm{t}_{\text {CSSethl }}$ | 225 |  |  | ns |
| CS setup time |  | 17 | 8 | $\mathrm{t}_{\text {CSSeth }}$ | 225 |  |  | ns |
| CS high time | Input register bit 14 (SCT) = high | 17 | 9 | $\mathrm{t}_{\mathrm{CSh}}$ | 17 |  |  | ms |
| CS high time | Input register bit 14 (SCT) = low | 17 | 9 | $\mathrm{t}_{\mathrm{CSh}}$ | 2.1 |  |  | ms |
| CLK high time |  | 18 | 5 | $\mathrm{t}_{\text {CLKh }}$ | 225 |  |  | ns |
| CLK low time |  | 18 | 6 | $\mathrm{t}_{\text {CLKI }}$ | 225 |  |  | ns |
| CLK period time |  | 18 | - | $\mathrm{t}_{\text {CLKp }}$ | 500 |  |  | ns |
| CLK setup time |  | 18 | 7 | $\mathrm{t}_{\text {CLKSethl }}$ | 225 |  |  | ns |
| CLK setup time |  | 18 | 3 | $\mathrm{t}_{\text {CLKSeth }}$ | 225 |  |  | ns |
| DI setup time |  | 19 | 11 | $\mathrm{t}_{\text {Dlset }}$ | 40 |  |  | ns |
| DI hold time |  | 19 | 12 | $\mathrm{t}_{\text {DIHold }}$ | 40 |  |  | ns |

Figure 8-1. Serial Interface Timing Diagram with Chart Numbers


Inputs DI, CLK, CS: High level $=0.7 \times \mathrm{V}_{\mathrm{CC}}$, low level $=0.2 \times \mathrm{V}_{\mathrm{CC}}$ Output DO: High level $=0.8 \times \mathrm{V}_{\mathrm{CC}}$, low level $=0.2 \times \mathrm{V}_{\mathrm{CC}}$

## 9. Noise and Surge Immunity

| Parameters | Test Conditions | Value |
| :--- | :--- | :--- |
| Conducted interferences | ISO 7637-1 | Level 4 ${ }^{(1)}$ |
| Interference suppression | VDE 0879 Part 2 | Level 5 |
| ESD (Human Body Model) | ESD S 5.1 | 4 kV |
| CDM (Charge Device Model) | ESD STM5.3 | 500 V |
| MM (Machine Model) | ESD STM5.2 | 200 V |

Note: 1. Test pulse 5: $\mathrm{V}_{\text {vbmax }}=40 \mathrm{~V}$

## 10. Application Circuit

Figure 10-1. Application Circuit


### 10.1 Application Notes

- Connect the blocking capacitors at $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{S}}$ as close as possible to the power supply and GND pins.
- Recommended value for capacitors at $\mathrm{V}_{\mathrm{S}}$ : Electrolytic capacitor $\mathrm{C}>22 \mu \mathrm{~F}$ in parallel with a ceramic capacitor $\mathrm{C}=100 \mathrm{nF}$. Value for electrolytic capacitor depends on external loads, conducted interferences and reverse-conducting current IHSX (see Section 4. "Absolute Maximum Ratings" on page 8).
- Recommended value for capacitors at VCC:

Electrolytic capacitor $\mathrm{C}>10 \mu \mathrm{~F}$ in parallel with a ceramic capacitor $\mathrm{C}=100 \mathrm{nF}$.

- To reduce thermal resistance, place cooling areas on the PCB as close as possible to GND pins and to the die paddle in QFN24.

11. Ordering Information

| Extended Type Number | Package | Remarks |
| :--- | :---: | :--- |
| ATA6837-PXQW | QFN24 | Taped and reeled, Pb-free |

12. Package Information

Package: QFN 24-5x5
Exposed pad $3.6 \times 3.6$
(acc. JEDEC OUTLINE No. MO-220)
Dimensions in mm
Not indicated tolerances $\pm 0.05$


Drawing-No.: 6.543-5122.01-4
Issue: 1; 15.11 .05


technical drawings according to DIN specifications

## 13. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

| Revision No. | History |
| :---: | :---: |
| 4953F-AUTO-02/10 | - Section 7 "Electrical Characteristics" numbers 5.10 and 5.11 on page 10 changed |
| 4953E-AUTO-09/09 | - Section 7 "Electrical Characteristics" number 1.7 on page 9 added |
| 4953D-AUTO-10/08 | - Features on page 1 changed <br> - Table 2-1 "Pin Description QFN24" on pages 3 to 4 changed <br> - Section 4 "Abs.Max.Ratings" on page 8 changed <br> - Section 5 "Thermal Resistance" on page 8 changed <br> - Section 6 "Operating Range" on page 8 changed <br> - Section 7 "Electrical Characteristics" numbers 1.1, 1.2, 1.6, 4.1 to 4.7, $5.3,5.4$ and 5.6 to 5.9 on pages 9 to 10 changed <br> - Section 8 "Serial Interface: Timing" on page 12 changed <br> - Section 9 "Noise and Surge Immunity" on page 16 changed <br> - Section 11 "Ordering Information" on page 14 changed |
| 4953C-AUTO-09/07 | - Section 7 "Electrical Characteristics" numbers 5.15 and 5.16 on page 10 changed <br> - Section 9 "Noise and Surge Immunity" on page 14 changed |
| 4953B-AUTO-07/07 | - Put datasheet in a new template <br> - Section 7 "Electrical Characteristics" numbers 1.5, 3.1, 5.15 and 8.2 on pages 9 to 11 changed |

## Headquarters

## Atmel Corporation

2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

## International

| Atmel Asia | Atmel Europe | Atmel Japan |
| :--- | :--- | :--- |
| Unit 1-5 \& 16, 19/F | Le Krebs | 9F, Tonetsu Shinkawa Bldg. |
| BEA Tower, Millennium City 5 | 8, Rue Jean-Pierre Timbaud | 1-24-8 Shinkawa |
| 418 Kwun Tong Road | BP 309 | Chuo-ku, Tokyo 104-0033 |
| Kwun Tong, Kowloon | 78054 | Japan |
| Hong Kong | Saint-Quentin-en-Yvelines Cedex | Tel: (81) 3-3523-3551 |
| Tel: (852) 2245-6100 | France | Fax: (81) 3-3523-7581 |
| Fax: (852) 2722-1369 | Tel: (33) 1-30-60-70-00 |  |
|  | Fax: (33) 1-30-60-71-11 |  |

## Atmel Europe

8, Rue Jean-Pierre Timbaud BP 309
78054

France
Fax: (33) 1-30-60-71-11

## Atmel Japan

9F, Tonetsu Shinkawa Bldg. Shinkawa

Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

Product Contact

| Web Site | Technical Support | Sales Contact |
| :--- | :--- | :--- |
| www.atmel.com | auto_control@atmel.com | www.atmel.com/contacts |

## Literature Requests

www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
© 2010 Atmel Corporation. All rights reserved. Atmel ${ }^{\circledR}$, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

