## PM6681A

## Dual synchronous step-down controller with adjustable LDO

## Features

- 6 V to 36 V input voltage range
- Adjustable output voltages

■ 0.9-3.3 V LDO adjustable delivers 100 mA peak current

- 5 V LDO delivers 100 mA peak current
- $1.237 \mathrm{~V} \pm 1 \%$ reference voltage available
- No R SENSE current sensing using low side MOSFETs' $\mathrm{R}_{\mathrm{DS}(o n)}$
- Negative current limit
- Soft-start internally fixed at 2 ms

■ Soft output discharge
■ Latched UVP
■ Not-latched OVP

- Selectable pulse skipping at light loads
- Selectable minimum frequency ( 33 kHz ) in pulse skip mode
- 5 mW maximum quiescent power

■ Independent Power Good signals
■ Output voltage ripple compensation

## Applications

■ Embedded computer system

- FPGA system power
- Industrial applications on 24 V
- High performance and high density DC-DC modules
■ Notebook computer



## Description

PM6681A is a dual step-down controller specifically designed to provide extremely high efficiency conversion, with lossless current sensing technique. The constant on-time architecture assures fast load transient response and the embedded voltage feed-forward provides nearly constant switching frequency operation. An embedded integrator control loop compensates the DC voltage error due to the output ripple. Pulse skipping technique increases efficiency at very light load. Moreover a minimum switching frequency of 33 kHz is selectable to avoid audio noise issues. The PM6681A provides a selectable switching frequency, allowing three different values of switching frequencies for the two switching sections. The output voltages OUT1 and OUT2 can be adjusted from 0.9 V to 5 V and from 0.9 V to 3.3 V respectively. The device provides also 2 LDOs, 5 V fixed and $0.9 \mathrm{~V}-3.3 \mathrm{~V}$ adjustable.

Table 1. Order codes

| Order codes | Package | Packaging |
| :---: | :---: | :---: |
| PM6681A | VFQFPN-32 $(5 \mathrm{~mm} \times 5 \mathrm{~mm})$ | Tray |
|  | PM6681ATR | exposed pad |

## Contents

1 Simplified application schematic ..... 4
2 Pin settings ..... 5
2.1 Connections ..... 5
2.2 Functions ..... 5
3 Functional block diagram ..... 8
4 Maximum ratings ..... 9
5 Electrical characteristics ..... 10
$6 \quad$ Typical operating characteristics ..... 13
7 Device description ..... 18
7.1 Constant on time PWM control ..... 18
7.2 Constant on time architecture ..... 20
7.3 Output ripple compensation and loop stability ..... 20
7.4 Pulse skip mode ..... 21
7.5 No-audible skip mode ..... 22
7.6 Current limit ..... 23
7.7 soft-start and soft-end ..... 25
7.8 Gate drivers ..... 25
7.9 Internal linear regulators ..... 26
7.10 Power up sequencing and operative modes ..... 28
8 Monitoring and protections ..... 29
8.1 Power good signals ..... 29
8.2 Thermal protection ..... 29
8.3 Overvoltage protection ..... 29
8.4 Undervoltage protection ..... 29
9 Design guidelines ..... 30
9.1 Switching frequency ..... 30
9.2 Inductor selection ..... 30
9.3 Output capacitor ..... 31
9.4 Input capacitors selection ..... 32
9.5 Power MOSFETs ..... 32
9.6 Closing the integrator loop ..... 34
9.7 Other parts design ..... 38
9.8 Design example ..... 39
9.8.1 Inductor selection ..... 39
9.8.2 Output capacitor selection ..... 40
9.8.3 Power MOSFETs ..... 40
9.8.4 Current limit ..... 40
9.8.5 Input capacitor ..... 41
9.8.6 Synchronous rectifier ..... 41
9.8.7 Integrator loop ..... 41
9.8.8 Output feedback divider ..... 41
10 Layout guidelines ..... 42
11 Package mechanical data ..... 44
12 Revision history ..... 46

## 1 Simplified application schematic

Figure 1. Application schematic
igure 1. Application schematic


## 2 Pin settings

### 2.1 Connections

Figure 2. Pin connection (top view)


### 2.2 Functions

Table 2. Pin functions

| $\mathbf{N}^{\circ}$ | Pin | Function |
| :---: | :---: | :--- |
| 1 | SGND | Signal ground. Reference for internal logic circuitry. It must be connected to <br> the signal ground plan of the power supply. The signal ground plan and the <br> power ground plan must be connected together in one point near the PGND <br> pin. |
| 2 | COMP2 | DC voltage error compensation pin for the switching section 2 |
| 3 | FSEL | Frequency selection pin. It provides a selectable switching frequency, <br> allowing three different values of switching frequencies for the switching <br> sections. |

Table 2. Pin functions (continued)

| ${ }^{\circ}$ | Pin | Function |
| :---: | :---: | :---: |
| 4 | EN2 | Enable input for the switching section 2. <br> - The section 2 is enabled applying a voltage greater than 2.4 V to this pin. <br> - The section 2 is disabled applying a voltage lower than 0.8 V . <br> When the section is disabled the high side gate driver goes low and Low Side gate driver goes high. If both EN1 and EN2 pins are low and SHDN pin is high the device enters in standby mode. |
| 5 | SHDN | Shutdown control input. <br> - The device switch off if the SHDN voltage is lower than the device off threshold (shutdown mode) <br> - The device switch on if the SHDN voltage is greater than the device on threshold. <br> The SHDN pin can be connected to the battery through a voltage divider to program an undervoltage lockout. In shutdown mode, the gate drivers of the two switching sections are in high impedance (high-Z). |
| 6 | FB2 | Feedback input for the switching section 2 This pin is connected to a resistive voltage-divider from OUT2 to PGND to adjust the output voltage from 0.9 V to 3.3 V . |
| 7 | LDO | Adjustable internal regulator output. It can be set from 0.9 V to 3.3 V . LDO pin can provide a 100 mA peak current. |
| 8 | OUT2 | Output voltage sense for the switching section 2 . This pin must be directly connected to the output voltage of the switching section. |
| 9 | BOOT2 | Bootstrap capacitor connection for the switching section 2. It supplies the high-side gate driver. |
| 10 | HGATE2 | High-side gate driver output for section 2. This is the floating gate driver output. |
| 11 | PHASE2 | Switch node connection and return path for the high side driver for the section 2. It is also used as negative current sense input. |
| 12 | CSENSE2 | Positive current sense input for the switching section 2 . This pin must be connected through a resistor to the drain of the synchronous rectifier ( $\mathrm{R}_{\mathrm{DS}(\mathrm{on})}$ sensing) to obtain a positive current limit threshold for the power supply controller. |
| 13 | LGATE2 | Low-side gate driver output for the section 2. |
| 14 | PGND | Power ground. This pin must be connected to the power ground plan of the power supply. |
| 15 | LGATE1 | Low-side gate driver output for the section 1. |
| 16 | LDO FB | Feedback input for the adjustable internal linear regulator. This pin is connected to a resistive voltage-divider from LDO to SGND to adjust the output voltage from 0.9 V to 3.3 V . |
| 17 | V5SW | Internal 5 V regulator bypass connection. <br> - If V5SW is connected to OUT5 (or to an external 5 V supply) and V 5 SW is greater than 4.9 V , the LDO5 regulator shuts down and the LDO5 pin is directly connected to OUT5 through a 3 W (max) switch. <br> If V5SW is connected to GND, the LDO5 linear regulator is always on if the device is not in shutdown mode. |

Table 2. Pin functions (continued)

| $\mathrm{N}^{\circ}$ | Pin | Function |
| :---: | :---: | :---: |
| 18 | LDO5 | 5 V internal regulator output. It can provide up to 100 mA peak current. LDO5 pin supplies embedded low side gate drivers and an external load. |
| 19 | VIN | Device supply voltage input and battery voltage sense. A bypass filter ( 4 W and $4.7 \mu \mathrm{~F}$ ) between the battery and this pin is recommended. |
| 20 | CSENSE1 | Positive current sense input for the switching section 1 . This pin must be connected through a resistor to the drain of the synchronous rectifier ( $\mathrm{R}_{\mathrm{DS}(\mathrm{on})}$ sensing) to obtain a positive current limit threshold for the power supply controller. |
| 21 | PHASE1 | Switch node connection and return path for the high side driver for the section 1. It is also used as negative current sense input. |
| 22 | HGATE1 | High-side gate driver output for section 1. This is the floating gate driver output. |
| 23 | BOOT1 | Bootstrap capacitor connection for the switching section 1. It supplies the high-side gate driver. |
| 24 | SKIP | Pulse skipping mode control input. <br> - If the pin is connected to LDO5 the PWM mode is enabled. <br> - If the pin is connected to GND, the pulse skip mode is enabled. <br> - If the pin is connected to VREF the pulse skip mode is enabled but the switching frequency is kept higher than 33 kHz (No-audible pulse skip mode). |
| 25 | EN1 | Enable input for the switching section 1. <br> - The section 1 is enabled applying a voltage greater than 2.4 V to this pin. <br> - The section 1 is disabled applying a voltage lower than 0.8 V . <br> when the section is disabled the high side gate driver goes low and low side gate driver goes high. |
| 26 | PGOOD1 | Power Good output signal for the section 1. This pin is an open drain output and when the output of the switching section 1 is out of $+/-10 \%$ of its nominal value. It is pulled down. |
| 27 | PGOOD2 | Power Good output signal for the section 2. This pin is an open drain output and when the output of the switching section 2 is out of $+/-10 \%$ of its nominal value.It is pulled down. |
| 28 | FB1 | Feedback input for the switching section 1. This pin is connected to a resistive voltage-divider from OUT1 to PGND to adjust the output voltage from 0.9 V to 5.5 V . |
| 29 | OUT1 | Output voltage sense for the switching section 1.This pin must be directly connected to the output voltage of the switching section. |
| 30 | COMP1 | DC voltage error compensation pin for the switching section 1. |
| 31 | VCC | Device supply voltage pin. It supplies all the internal analog circuitry except the gate drivers (see LDO5). Connect this pin to LDO5. |
| 32 | VREF | Internal 1.237 V high accuracy voltage reference. It can deliver $50 \mu \mathrm{~A}$. Bypass to SGND with a 100 nF capacitor to reduce noise. |

## 3 Functional block diagram

Figure 3. Functional block diagram


## 4 Maximum ratings

Table 3. Absolute maximum ratings

| Parameter | Value | Unit |
| :--- | :---: | :---: |
| V5SW, LDO5 to PGND | -0.3 to 6 | V |
| VIN to PGND | -0.3 to 36 | V |
| HGATEx and BOOTx, to PHASEx | -0.3 to 6 | V |
| PHASEx to PGND | $-0.6^{(1)}$ to36 | V |
| CSENSEx, to PGND | -0.6 to 42 | V |
| CSENSEx to BOOTx | -6 to 0.3 | V |
| LGATEx to PGND | $-0.3^{(2)}$ to LDO5 +0.3 | V |
| FBx, COMPx, SKIP, FSEL,VREF to SGND, LDO FB | -0.3 to Vcc+0.3 | V |
| PGND to SGND | -0.3 to 0.3 | V |
| SHDN, PGOODx, OUTx, VCC, ENx to SGND | -0.3 to 6 | V |
| Power dissipation at T $=25^{\circ} \mathrm{C}$ | 2.8 | W |
| Maximum withstanding voltage range test condition: <br> CDF-AEC-Q100-002- "human body model" acceptance <br> criteria: "normal performance" | VIN | $\pm 1000$ |

1. PHASE to PGND up to -2.5 V for $\mathrm{t}<10 \mathrm{~ns}$
2. LGATEx to PGND up to -1 V for $\mathrm{t}<40 \mathrm{~ns}$

Table 4. Thermal data

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -50 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{\text {thJA }}$ | Thermal resistance junction to ambient | 35 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction operating temperature range | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |

Table 5. Recommended operating conditions

| Symbol | Parameter | Test condition | Value |  |  | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VIN | Input voltage range |  | 5.5 |  | 36 | V |
| VCC | IC supply voltage |  | 4.5 |  | 5.5 | V |
| $\mathrm{~V}_{\text {V5SW }}$ | $V_{\text {V5SW }}$ maximum operating <br> range |  |  |  | 5.5 | V |

## 5 Electrical characteristics

Table 6. Electrical characteristics
( $\mathrm{V}_{\mathrm{IN}}=24 \mathrm{~V} ; \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, unless otherwise specified)

| Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply section |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{V} 5 \mathrm{SW}}$ | Turn-on voltage threshold |  |  | 4.8 | 4.9 | V |
|  | Turn-off voltage threshold |  | 4.6 | 4.75 |  | V |
|  | Hysteresis |  | 20 | 50 |  | mV |
| $\mathrm{R}_{\mathrm{DS} \text { (on) }}$ | LDO5 internal bootstrap switch resistance | V5SW > 4.9 V |  | 1.8 | 3 | $\Omega$ |
|  | OUTx, OUTx discharge-mode On-resistance |  |  | 18 | 25 | $\Omega$ |
|  | OUTx, OUTx discharge-mode Synchronous rectifier turn-on level |  | 0.2 | 0.35 | 0.6 | V |
| Pin | Operating power consumption | FBx $>$ VREF, Vref in regulation, V5WS to 5 V |  |  | 4 | mW |
| Ish | Operating current sunk by $\mathrm{V}_{\mathrm{IN}}$ | SHDN connected to GND |  | 20 | 30 | $\mu \mathrm{A}$ |
| Isb | Operating current sunk by $V_{\text {IN }}$ | ENx to GND, V5SW to GND |  | 250 | 380 | $\mu \mathrm{A}$ |

## Shutdown section

| $\mathrm{V}_{\text {SHDN }}$ | Device on threshold |  | 1.2 | 1.5 | 1.7 | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Device off threshold |  | 0.8 | 0.85 | 0.9 | V |

## soft-start section

|  | soft-start ramp time |  | 2 |  | 3.5 | ms |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Current limit and zero crossing comparator

| $\mathrm{I}_{\text {CSENSE }}$ | Input bias current limit ${ }^{(1)}$ |  | 90 | 100 | 110 | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Comparator offset | $\mathrm{V}_{\text {CSENSE }}-\mathrm{V}_{\text {PGND }}$ | -6 |  | 6 | mV |
|  | Zero crossing comparator <br> offset | $\mathrm{V}_{\text {PGND }}-\mathrm{V}_{\text {PHASE }}$ | -1 |  | 11 | mV |
|  | Fixed negative current limit <br> threshold | $\mathrm{V}_{\text {PGND }}-\mathrm{V}_{\text {PHASE }}$ | -120 | mV |  |  |

Table 6. Electrical characteristics
( $\mathrm{V}_{\text {IN }}=24 \mathrm{~V} ; \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, unless otherwise specified) (continued)

| Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| On time pulse width |  |  |  |  |  |  |
| Ton | On time duration_$\text { @VIN = } 24 \text { V }$ | $\begin{aligned} & \text { FSEL to GND } \\ & \text { OUT1 }=3.3 \mathrm{~V} \\ & \text { OUT2 }=1.8 \mathrm{~V} \end{aligned}$ | 575 | 680 | 785 | ns |
|  |  |  | 195 | 230 | 265 |  |
|  |  | $\begin{aligned} & \text { FSEL to VREF } \\ & \text { OUT1 }=3.3 \mathrm{~V} \\ & \text { OUT2 }=1.8 \mathrm{~V} \end{aligned}$ | 390 | 460 | 530 |  |
|  |  |  | 145 | 175 | 205 |  |
|  |  | FSEL to LDO5 OUT1 $=3.3 \mathrm{~V}$ OUT2 $=1.8 \mathrm{~V}$ | 285 | 340 | 395 |  |
|  |  |  | 110 | 135 | 160 |  |
| OFF time |  |  |  |  |  |  |
| TOFFMIN | Minimum off time <br> @ VIN $=24 \mathrm{~V}$ |  |  | 350 | 500 | ns |
| Voltage reference |  |  |  |  |  |  |
| $\mathrm{V}_{\text {REF }}$ | Voltage accuracy | $4 \mathrm{~V}<\mathrm{V}_{\text {LDO5 }}<5.5 \mathrm{~V}$ | 1.224 | 1.236 | 1.249 | V |
|  | Load regulation | $-100 \mu \mathrm{~A}<\mathrm{I}_{\text {REF }}<100 \mu \mathrm{~A}$ | -4 |  | 4 | mV |
|  | Undervoltage lockout fault threshold | Falling edge of REF |  |  | 0.95 | mV |
| Integrator |  |  |  |  |  |  |
| FB | Voltage accuracy |  | +891 |  | +909 | mV |
| FB | Input bias current | (1) |  | 0.1 |  | $\mu \mathrm{A}$ |
| COMP | Over voltage clamp | Normal mode |  | 250 |  | mV |
| COMP | Under voltage clamp |  |  | -150 |  |  |

## Line regulation

|  |  | Both SMPS, $6 \mathrm{~V}<\mathrm{Vin}<36 \mathrm{~V}^{(1)}$ |  |  | 1 | \% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDO5 linear regulator |  |  |  |  |  |  |
| $\mathrm{V}_{\text {LDO5 }}$ | LDO5 linear output voltage | $\begin{aligned} & 6 \mathrm{~V}<\mathrm{VIN}<36 \mathrm{~V}, \\ & 0<\mathrm{I}_{\text {LDO }}<50 \mathrm{~mA} \end{aligned}$ | 4.9 | 5.0 | 5.1 | V |
|  | LDO5 line regulation | $6 \mathrm{~V}<\mathrm{VIN}<36 \mathrm{~V}, \mathrm{I}_{\text {LDO5 }}=20 \mathrm{~mA}$, |  |  | 0.004 | \%/V |
| $\mathrm{I}_{\text {LDO5 }}$ | LDO5 current limit | $\mathrm{V}_{\text {LDO5 }}>$ UVLO | 270 | 330 | 400 | mA |
| ULVO | Under voltage lockout of LDO5 |  | 3.94 | 4 | 4.13 | V |

## LDO linear regulator

| $V_{\text {LDO }}$ | LDO linear output voltage | $4.5 \mathrm{~V}<\mathrm{V} 5 \mathrm{SW}<5.5 \mathrm{~V}$ <br> $0.5 \mathrm{~mA}<\mathrm{I}_{\mathrm{LDO}}<50 \mathrm{~mA}$ <br> LDO FB connected to LDO | 0.887 | 0.905 | 0.923 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 6. Electrical characteristics
( $\mathrm{V}_{\text {IN }}=\mathbf{2 4} \mathrm{V} ; \mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$, unless otherwise specified) (continued)

| Symbol | Parameter | Test condition | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| I LDO $^{\text {LDO }}$ | LDO current limit |  | 170 | 220 | 270 | mA |
| I LDO FB | Input bias current | 1 (1) |  | 0.1 |  | $\mu \mathrm{~A}$ |

High and low gate drivers

| HGATE driver on-resistance | HGATEx high state (pull-up) | 2.0 | 3 | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: |
|  | HGATEx low state (pull-down) | 1.6 | 2.7 |  |
| LGATE driver on-resistance | LGATEx high state (pull-up) | 1.4 | 2.1 |  |
|  | LGATEx low state (pull-down) | 0.8 | 1.2 |  |

## PGOOD pins UVP/OVP protections

| OVP | Over voltage threshold | Both SMPS sections with respect to VREF, OUT1 = 5 V , OUT2 $=3.3 \mathrm{~V}$ | 112 | 116 | 120 | \% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| UVP | Under voltage threshold |  | 65 | 68 | 71 | \% |
| PGOOD1,2 | Upper threshold (VFB-VREF) |  | 107 | 110 | 113 | \% |
|  | Lower threshold (VFB-VREF) |  | 88 | 91 | 94 | \% |
| $\mathrm{I}_{\text {PGOOD } 1,2}$ | PGOOD leakage current | $\mathrm{V}_{\text {PGOOD } 1,2}$ forced to 5.5 V |  |  | 1 | uA |
| $\mathrm{V}_{\text {PGOOD1,2 }}$ | output low voltage | $\mathrm{I}_{\text {Sink }}=4 \mathrm{~mA}$ |  | 150 | 250 | mV |

## Power management pins

| EN1,2 | SMPS disabled level | (1) |  | 0.8 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SMPS enabled level | (1) | 2.4 |  |  |
| FSEL | Frequency selection range | Low level ${ }^{(1)}$ |  | 0.5 | V |
|  |  | Middle level ${ }^{(1)}$ | 1.0 | $\begin{gathered} \mathrm{V}_{\mathrm{LDO}^{5}}{ }^{-} \end{gathered}$ |  |
|  |  | High level ${ }^{(1)}$ | $\begin{gathered} \mathrm{V}_{\mathrm{LDO}^{-}}{ }^{-} \\ 0.8 \end{gathered}$ |  |  |
| SKIP | Pulse skip mode | (1) |  | 0.5 | V |
|  | Ultrasonic mode | (1) | 1.0 | $\begin{gathered} \mathrm{V}_{\mathrm{LDO5} 5} \\ 1.5 \end{gathered}$ |  |
|  | PWM mode | (1) | $\begin{gathered} \mathrm{V}_{\mathrm{LDO} 5}{ }^{-} \\ 0.8 \end{gathered}$ |  |  |
|  | Input leakage current | $\mathrm{V}_{\mathrm{EN} 1,2}=0$ to 5 V |  | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {SKIP }}=0$ to 5 V |  | 1 |  |
|  |  | $\mathrm{V}_{\text {SHDN }}=0$ to 5 V |  | 1 |  |
|  |  | $\mathrm{V}_{\text {FSEL }}=0$ to 5 V |  | 1 |  |

[^0]
## 6 Typical operating characteristics

(FSEL = GND (200/300 kHz), SKIP = GND (skip mode), V5SW = EXT5 V (external 5 V power supply connected), input voltage VIN $=24 \mathrm{~V}$, SHDN, EN1 and EN2 high, OUT1 $=3.3 \mathrm{~V}$, OUT2 $=1.8 \mathrm{~V}$, no load, LDO $=3.3 \mathrm{~V}$, (LDO_FB divider $=5.6 \mathrm{k}$ and 15 k ) unless specified)

Figure 4. Efficiency vs current load


Figure 5. Efficiency vs current load


Figure 6. PWM no load battery current vs input voltage

Figure 7. No-audible skip no load battery current vs input voltage


Figure 8. Skip no load battery current vs input voltage

Figure 9. Shutdown mode input battery current vs input voltage


Figure 10. Standby mode input battery current vs input voltage


Figure 12. OUT1 = 3.3 V switching frequency


Figure 11. Voltage reference vs load current


Figure 13. OUT2 $=1.8 \mathrm{~V}$ switching frequency


Figure 14. OUT1 = 3.3 V load regulation
Figure 15. OUT2 = 1.8 V load regulation



Figure 16. LDO5 vs output current


Figure 18. SHDN, OUT1, LDO and LDO5 power-up


Figure 20. OUT1 = 3.3 V load transient 0 to 2 A


Figure 19. OUT1, OUT2, LDO and LDO5 power-up


Figure 21. OUT2 = 1.8 V load transient 0 to 2 A


Figure 22. 3.3 V soft-start (1 $\Omega$ load)


Figure 23. 1.8 V soft-start ( $0.6 \Omega$ load)


Figure 25. OUT2 = 1.8 V soft-end (no load)


Figure 27. OUT2 = 1.8 V soft-end ( $0.6 \Omega$ load)


Figure 28. 3.3 V no-audible skip mode Figure 29. 1.8 V no-audible skip mode


## 7 Device description

The PM6681A is a dual step-down controller dedicated to provide logic voltages for industrial automation application and notebook computer.

It is based on a constant on time control architecture. This type of control offers a very fast load transient response with a minimum external component count. A typical application circuit is shown in Figure 1. The PM6681A regulates two adjustable output voltages: OUT1 and OUT2. The switching frequency of the two sections can be adjusted to three different values. In order to maximize the efficiency at light load condition, a pulse skipping mode can be selected. The PM6681A includes also a 5 V linear regulator (LDO5) that can power the switching drivers. If the output OUT1 regulates 5 V , in order to maximize the efficiency in higher consumption status, the linear regulator can be turned off and their outputs can be supplied directly from the switching outputs. Moreover, the PM6681A includes also a linear regulator with an output voltage adjustable from 0.9 V to 3.3 V . It can provide 100 mA of peak current. The PM6681A provides protection versus overvoltage, undervoltage and overtemperature as well as Power Good signals for monitoring purposes.

An external 1.237 V reference is available.

### 7.1 Constant on time PWM control

If the SKIP pin is tied to 5 V , the device works in PWM mode. Each power section has an independent on time control.The PM6681A employees a pseudo-fixed switching frequency, constant on time (COT) controller as core of the switched mode section. Each power section has an independent COT control.

The COT controller is based on a relatively simple algorithm and uses the ripple voltage due to the output capacitor's ESR to trigger the fixed on-time one-shot generator. In this way, the output capacitor's ESR acts as a current sense resistor providing the appropriate ramp signal to the PWM comparator. On-time one-shot duration is directly proportional to the output voltage, sensed at the OUT1/OUT2 pins, and inversely proportional to the input voltage, sensed at the VIN pin, as follows:

## Equation 1

$$
\mathrm{T}_{\text {on }}=\mathrm{K} \times \frac{\text { Vout }}{\text { Vin }}
$$

This leads to a nearly constant switching frequency, regardless of input and output voltages.
When the output voltage goes lower than the regulated voltage Vreg, the on-time one shot generator directly drives the high side MOSFET for a fixed on time allowing the inductor current to increase; after the on time, an off time phase, in which the low side MOSFET is turned on, follows. Figure 30 shows the inductor current and the output voltage waveforms in PWM mode.

Figure 30. Constant on time PWM control


The duty cycle of the buck converter in steady state is:

## Equation 2

$$
\mathrm{D}=\frac{\text { Vout }}{\text { Vin }}
$$

The PWM control works at a nearly fixed frequency $f_{S W}$ :

## Equation 3

$$
\mathrm{f}_{\mathrm{sw}}=\frac{\mathrm{D}}{\mathrm{~T}_{\mathrm{on}}}=\frac{\frac{\text { Vout }}{\text { Vin }}}{\mathrm{K}_{\mathrm{on}} \times \frac{\text { Vout }}{\text { Vin }}}=1 / \mathrm{K}_{\mathrm{on}}
$$

As mentioned the steady state switching frequency is theoretically independent from battery voltage and from output voltage.

Actually the frequency depends on parasitic voltage drops that are present during the charging path (high side switch resistance, inductor resistance (DCR) and discharging path (low side switch resistance, DCR).
As a result the switching frequency increases as a function of the load current.
Standard switching frequency values can be selected for both sections by connecting pin FSEL to SGND, VREF or LDO5 pin. The following table shows the typical switching frequencies that can be obtained as a function of the programmed output voltage. The measures are referred to switching sections with 2 A load, 12 V input voltage and working in continuous conduction mode.

Table 7. FSEL pin selection: typical switching frequency

|  | Fsw @ OUT1 = 1.5 V (kHz) | Fsw @ OUT2 = 1.05 V (kHz) |
| :---: | :---: | :---: |
| FSEL = GND | 200 | 325 |
| FSEL = VREF | 290 | 425 |
| FSEL = LDO5 | 390 | 590 |

### 7.2 Constant on time architecture

Figure 31 shows the simplified block diagram of a constant on time controller. A minimum off-time constrain ( 350 ns typ.) is introduced to allow inductor valley current sensing on synchronous switch. A minimum on-time (130 ns) is also introduced to assure the start-up switching sequence.
PM6681A has a one-shot generator for each power section that turns on the high side MOSFET when the following conditions are satisfied simultaneously: the PWM comparator is high, the synchronous rectifier current is below the current limit threshold, and the minimum off-time has timed out.

Once the on-time has timed out, the high side switch is turned off, while the synchronous switch is turned on according to the anti-cross conduction circuitry management.

When the negative input voltage at the PWM comparator (Figure 31), which is a scaleddown replica of the output voltage (see the external R1/R2 divider in Figure 32), reaches the valley limit (determined by internal reference $\mathrm{Vr}=0.9 \mathrm{~V}$ ), the low-side MOSFET is turned off according to the anti-cross conduction logic once again, and a new cycle begins.

Figure 31. Constant on-time block diagram


### 7.3 Output ripple compensation and loop stability

In a classic constant on time control, the system regulates the valley value of the output voltage and not the average value, as shown in Figure 30. In this condition, the output voltage ripple is source of a DC static error.

To compensate this error, an integrator network can be introduced in the control loop, by connecting the output voltage to the COMP1/COMP2 (for the OUT1 and OUT2 sections respectively) pin through a capacitor CINT as in Figure 32.

Figure 32. Circuitry for output ripple compensation


The integrator amplifier generates a current, proportional to the DC errors between the FB voltage and Vr , which decreases the output voltage in order to compensate the total static error, including the voltage drop on PCB traces. In addition, CINT provides an AC path for the output ripple. In steady state, the voltage on COMP1/COMP2 pin is the sum of the reference voltage Vr and the output ripple (see Figure 32). In fact when the voltage on the COMP pin reaches Vr , a fixed Ton begins and the output increases.
For example, we consider Vout $=5 \mathrm{~V}$ with an output ripple of $\Delta \mathrm{V}=50 \mathrm{mV}$. Considering $\mathrm{C}_{\text {INT }}$ $\gg \mathrm{C}_{\text {FILT }}$, the $\mathrm{C}_{\text {INT }} \mathrm{DC}$ voltage drop $\mathrm{V}_{\text {CINT }}$ is about $5 \mathrm{~V}-\mathrm{Vr}+25 \mathrm{mV}=4.125 \mathrm{~V}$.
$\mathrm{C}_{\mathrm{INT}}$ assures an AC path for the output voltage ripple. Then the COMP pin ripple is a replica of the output ripple, with a DC value of $\mathrm{Vr}+25 \mathrm{mV}=925 \mathrm{mV}$.
For more details about the output ripple compensation network, see the paragraph "Closing the integrator loop" in the design guidelines.

In steady state the FB pin voltage is about Vr and the regulated output voltage depends on the external divider:

## Equation 4

$$
\mathrm{OUT}=\operatorname{Vr} \times\left(1+\frac{\mathrm{R}_{2}}{\mathrm{R}_{1}}\right)
$$

### 7.4 Pulse skip mode

If the SKIP pin is tied to ground, the device works in skip mode.
At light loads a zero-crossing comparator truncates the low-side switch on-time when the inductor current becomes negative. In this condition the section works in discontinuous conduction mode. The threshold between continuous and discontinuous conduction mode is:

## Equation 5

$$
\operatorname{ILOAD}(\mathrm{SKIP})=\frac{\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}}{2 \times \mathrm{L}} \times \mathrm{T}_{\mathrm{ON}}
$$

For higher loads the inductor current doesn't cross the zero and the device works in the same way as in PWM mode and the frequency is fixed to the nominal value.

Figure 33. PWM and pulse skip mode inductor current


Figure 33 shows inductor current waveforms in PWM and SKIP mode. In order to keep average inductor current equal to load current, in SKIP mode some switching cycles are skipped. When the output ripple reaches the regulated voltage Vreg, a new cycle begins. The off cycle duration and the switching frequency depend on the load condition.

As a result of the control technique, losses are reduced at light loads, improving the system efficiency.

### 7.5 No-audible skip mode

If SKIP pin is tied to VREF, a no-audible skip mode with a minimum switching frequency of 33 kHz is enabled. At light load condition, If there is not a new switching cycle within a $30 \mu \mathrm{~s}$ (typ.) period, a no-audible skip mode cycle begins.

Figure 34. No audible skip mode


The low side switch is turned on until the output voltage crosses about Vreg+1 \%. Then the high side MOSFET is turned on for a fixed on time period. Afterwards the low side switch is enabled until the inductor current reaches the zero-crossing threshold. This keeps the switching frequency higher than 33 kHz . As a consequence of the control, the regulated voltage can be slightly higher than Vreg (up to $1 \%$ ).

If, due to the load, the frequency is higher than 33 kHz , the device works like in skip mode.
No-audible skip mode reduces audio frequency noise that may occur in pulse skip mode at very light loads, keeping the efficiency higher than in PWM mode.

### 7.6 Current limit

The current-limit circuit employs a "valley" current-sensing algorithm. During the conduction time of the low side MOSFET the current flowing through it is sensed. The current-sensing element is the low side MOSFET on-resistance (Figure 35).

Figure 35. $\mathbf{R}_{\mathrm{DS}(o n)}$ sensing technique


An internal $100 \mu \mathrm{~A}$ current source is connected to CSENSE pin and determines a voltage drop on $\mathrm{R}_{\text {CSENSE }}$. If the voltage across the sensing element is greater than this voltage drop, the controller doesn't initiate a new cycle. A new cycle starts only when the sensed current goes below the current limit.

Since the current limit circuit is a valley current limit, the actual peak current limit is greater than the current limit threshold by an amount equal to the inductor ripple current. Moreover the maximum output current is equal to the valley current limit plus half of the inductor ripple current:

## Equation 6

$$
\mathrm{I}_{\text {LOAD }}(\max )=\mathrm{I}_{\text {Lvalley }}+\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}
$$

The output current limit depends on the current ripple, as shown in Figure 36:

Figure 36. Current waveforms in current limit conditions


Being fixed the valley threshold, the greater the current ripple is, greater the DC output current is:

The valley current limit can be set with resistor $\mathrm{R}_{\text {CSENSE }}$ :

## Equation 7

## ( $\mathrm{R}_{\mathrm{DS}(\mathrm{on})}$ sensing technique)

$$
\mathrm{R}_{\text {CSENSE }}=\frac{\mathrm{R}_{\text {DSon }} \times \mathrm{I}_{\text {Lvalley }}}{\mathrm{I}_{\text {CSENSE }}}
$$

Where $\mathrm{I}_{\text {CSENSE }}=100 \mu \mathrm{~A}, \mathrm{R}_{\text {DS(on) }}$ is the drain-source on resistance of the low side switch. Consider the temperature effect and the worst case value in $\mathrm{R}_{\mathrm{DS}(\mathrm{on})}$ calculation.

The accuracy of the valley current threshold detection depends on the offset of the internal comparator ( $\Delta \mathrm{V}_{\text {OFF }}$ ) and on the accuracy of the current generator( $\left.\Delta \mathrm{I}_{\text {CSENSE }}\right)$ :

## Equation 8

$$
\frac{\Delta \mathrm{I}_{\text {Lvalley }}}{\mathrm{I}_{\text {Lvalley }}}=\frac{\Delta \mathrm{I}_{\text {CSENSE }}}{\mathrm{I}_{\text {CSENSE }}}+\left[\frac{\Delta \mathrm{V}_{\text {OFF }}}{\mathrm{R}_{\text {CSENSE }} \times \mathrm{I}_{\text {CSENSE }}} \times 100\right]+\frac{\Delta \mathrm{R}_{\text {CSENSE }}}{\mathrm{R}_{\text {CSENSE }}}+\frac{\Delta \mathrm{R}_{\text {SNS }}}{R_{\text {SNS }}}
$$

Where $R_{\text {SNS }}$ is the sensing element ( $\left.\mathrm{R}_{\mathrm{DS}(\text { on })}\right)$.
PM6681A provides also a fixed negative peak current limit to prevent an excessive reverse inductor current when the switching section sinks current from the load in PWM mode. This negative current limit threshold is measured between PHASE and SGND pins, comparing the magnitude drop on the PHASE node during the conduction time of the low side MOSFET with an internal fixed voltage of 120 mV .

The negative valley-current limit INEG (if the device works in PWM mode) is given by:

## Equation 9

$$
\mathrm{I}_{\mathrm{NEG}}=\frac{120 \mathrm{mV}}{\mathrm{R}_{\mathrm{DSon}}}
$$

## 7.7 soft-start and soft-end

Each switching section is enabled separately by asserting high EN1/EN2 pins respectively. In order to realize the soft-start, at the startup the overcurrent threshold is set $25 \%$ of the nominal value and the undervoltage protection (see related sections) is disabled. The controller starts charging the output capacitor working in current limit. The overcurrent threshold is increased from $25 \%$ to $100 \%$ of the nominal value with steps of $25 \%$ every $700 \mu \mathrm{~s}$ (typ.). After 2.8 ms (typ.) the undervoltage protection is enabled. The s oft start time is not programmable. A minimum capacitor $\mathrm{C}_{\mathrm{INT}}$ is required to ensure a soft-start without any overshoot on the output:

## Equation 10

$$
\mathrm{C}_{\mathrm{INT}} \geq \frac{6 \mathrm{uA}}{\frac{I_{\text {Lvalley }}}{4}+\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}} \times \mathrm{C}_{\text {out }}
$$

Figure 37. Soft-start waveforms


When a switching section is turned off (EN1/EN2 pins low), the controller enters in soft-end mode. The output capacitor is discharged through an internal $18 \Omega$ P-MOSFET switch; when the output voltage reaches 0.3 V , the low-side MOSFET turns on, keeping the output to ground. The soft-end time also depends on load condition.

### 7.8 Gate drivers

The integrated high-current drivers allow to use different power MOSFETs. The high side driver MOSFET uses a bootstrap circuit which is indirectly supplied by LDO5 output. The BOOT and PHASE pins work respectively as supply and return rails for the HS driver.
The low side driver uses the internal LDO5 output for the supply rail and PGND pin as return rail.

An important feature of the gate drivers is the adaptive anti-cross conduction protection, which prevents high side and low side MOSFETs from being on at the same time. When the
high side MOSFET is turned off the voltage at the phase node begins to fall. The low side MOSFET is turned on when the voltage at the phase node reaches an internal threshold. When the low side MOSFET is turned off, the high side remains off until the LGATE pin voltage goes approximately under 1 V .

The power dissipation of the drivers is a function of the total gate charge of the external power MOSFETs and the switching frequency, as shown in the following equation:

## Equation 11

$$
P_{\text {driver }}=V_{\text {driver }} \times Q_{g} \times f_{s w}
$$

Where $\mathrm{V}_{\text {driver }}$ is the 5 V driver supply.
Reference voltage and bandgap
The 1.237 V (typ.) internal bandgap voltage is accurate to $1 \%$ over the temperature range. It is externally available (VREF pin) and can supply up to $100 \mu \mathrm{~A}$ and can be used as a voltage threshold for the multifunction pins FSEL and SKIP to select the appropriate working mode. Bypass VREF to ground with a 100 nF minimum capacitor.

If VREF goes below 0.87 V (typ.), the system detects a fault condition and all the circuitry is turned off. A toggle on the input voltage (power on reset) or a toggle on SHDN pin is necessary to restart the device.

An internal divider of the bandgap provides a voltage reference Vr of 0.9 V . This voltage is used as reference for the linear and the switching regulators outputs. The overvoltage protection, the undervoltage protection and the Power Good signals are referred to Vr .

### 7.9 Internal linear regulators

The PM6681A has two linear regulators providing respectively 5 V (LDO5) and an adjustable voltage (LDO) at $\pm 2 \%$ accuracy. High side drivers, low side drivers and MOSFETs of internal circuitry are supplied by LDO5 output through VCC pin (an external RC filter may be applied between LDO5 and VCC). The linear regulator can provide an average output current of 50 mA and a peak output current of 100 mA . Bypass LDO5 output with a minimum $1 \mu \mathrm{~F}$ ceramic capacitor and a $4,7 \mu \mathrm{~F}$ tantalum capacitor ( $\mathrm{ESR} \geq 2 \Omega$ ). If the 5 V output goes below 4 V , the system detects a fault condition and all the circuitry is turned off. A power on reset or a toggle on SHDN pin is necessary to restart the device.

V5SW pin allows to keep the 5 V linear regulator always active or to enable the internal bootstrap-switch over function: if the 5 V switching output is connected to V5SW, when the voltage on V5SW pin is above 4.8 V , an internal $3.0 \Omega$ max $P$-channel MOSFET switch connects V5SW pin to LDO5 pin and simultaneously LDO5 shuts down. This configuration allows to achieve higher efficiency. V5SW can be connected also to an external 5 V supply. LDO5 regulator turns off and LDO5 is supplied externally. If V5SW is connected to ground, the internal 5 V regulator is always on and supplies LDO5 output.

Table 8. V5SW multifunction pin

| V5SW | Description |
| :---: | :--- |
| GND | The 5 V linear regulator is always turned on and supplies LDO5 output. |
| Switching 5 V <br> output | The 5 V linear regulator is turned off when the voltage on V 5 SW is above 4.8 V and <br> LDO5 output is supplied by the switching 5 V output. |
| External 5 V <br> supply | The 5 V linear regulator is turned off when the voltage on V 5 SW is above 4.8 V and <br> LDO5 output is supplied by the external 5 V. |

The adjustable linear regulator is supplied by LDO5 output. It turns on after LDO5 power up sequence.

It can provide up to 100 mA peak current. Set up the feedback resistor divider according to the following formula, to regulate a voltage from 0.9 V to 3.3 V .

## Equation 12

$$
\mathrm{LDO}=\mathrm{V}_{\mathrm{r}} \times\left(1+\frac{\mathrm{R}_{\mathrm{up}}}{\mathrm{R}_{\mathrm{down}}}\right)
$$

where LDO is the desired output voltage, $\mathrm{Vr}=0.9 \mathrm{~V}$ is the internal reference voltage and $\mathrm{R}_{\text {up }}$ and $R_{\text {down }}$ are the resistors of the feedback divider, as shown in Figure 38:

Figure 38. LDO linear regulator


Bypass LDO5 and LDO output with 1-10 $\mu \mathrm{F}$ ceramic capacitor and a $4,7 \mu \mathrm{~F}$ tantalum capacitor ( $\mathrm{ESR} \geq 2 \Omega$ ).

### 7.10 Power up sequencing and operative modes

Let's consider SHDN, EN1 and EN2 low at the beginning. The battery voltage is applied as input voltage. The device is in shutdown mode.

When the SHDN pin voltage is above the shutdown device on threshold (1.5 V typ.), the controller begins the power-up sequence. All the latched faults are cleared. LDO5 undervoltage control is blanked for 4 ms and the internal regulator LDO5 turns on. If the LDO5 output is above the UVLO threshold after this time, the device enters in standby mode and the adjustable internal linear regulator LDO is turned on.

The switching outputs are kept to ground by turning on the low side MOSFETs. When EN1 and EN2 pins are forced high the switching sections begin their soft-start sequence.

Table 9. Operative modes

| Mode | Conditions | Description |
| :---: | :--- | :--- |
| Run | SHDN is high, <br> EN1/EN2 pins are high | Switching regulators are enabled; internal linear <br> regulators outputs are enabled. |
| Standby | Both EN1/EN2 pins are low <br> and SHDN pin is high | Internal linear regulators active (LDO5 is always on). In <br> Standby mode LGATE1/LGATE2 pins are forced high <br> while HGATE1/HGATE2 pins are forced low. |
| Shutdown | SHDN is low | All circuits off. |

## 8 Monitoring and protections

### 8.1 Power Good signals

The PM6681A provides three independent Power Good signals: one for each switching section (PGOOD1/PGOOD2).

PGOOD1/PGOOD2 signals are low if the output voltage is out of $\pm 10 \%$ of the designed set point or during the soft-start, standby and shutdown mode.

### 8.2 Thermal protection

The PM6681A has a thermal protection to preserve the device from overheating. The thermal shutdown occurs when the die temperature goes above $+150^{\circ} \mathrm{C}$. In this case all internal circuitry is turned off and the power sections are turned off after the discharge mode.

A power on reset or a toggle on the SHDN pin is necessary to restart the device.

### 8.3 Overvoltage protection

When the switching output voltage goes over the OVP threshold (about $116 \%$ of its nominal value), the low side MOSFET turns on. The LS MOSFET is kept on until the output voltage returns under the OVP threshold.

### 8.4 Undervoltage protection

When the switching output voltage is below $70 \%$ of its nominal value, a latched undervoltage protection occurs. In this case the switching section is immediately disabled and both switches are open. The controller enters in soft-end mode and the output is eventually kept to ground, turning low side MOSFET on. The undervoltage circuit protection is enabled only at the end of the soft-start. Once an overvoltage protection has been detected, a toggle on SHDN, EN1/EN2 pin or a power on reset is necessary to clear the undervoltage fault and starts with a new soft-start phase.

Table 10. Protections and operatives modes

| Mode | Conditions | Description |
| :---: | :--- | :--- |
| Overvoltage <br> protection | OUT1/OUT2 > 115 \% of <br> the nominal value | LGATE1/LGATE2 pin is forced high until the output <br> voltage is over the OVP threshold, LDO5 remains <br> active. |
| Undervoltage <br> protection | OUT1/OUT2 < 70 \% of the <br> nominal value | LGATE1/LGATE2 is forced high after the soft-end <br> mode, LDO5 remains active. Exit by a power on reset <br> or toggling SHDN or EN1/EN2 |
| Thermal <br> shutdown | $T_{J}>+150^{\circ} \mathrm{C}$ | All circuitry off. Exit by a POR on VIN or toggling <br> SHDN. |

## $9 \quad$ Design guidelines

The design of a switching section starts from two parameters:

- Input voltage range: in notebook applications it varies from the minimum battery voltage, $\mathrm{V}_{\text {INmin }}$ to the AC adapter voltage, $\mathrm{V}_{\text {INmax }}$.
- Maximum load current: it is the maximum required output current, $\mathrm{I}_{\mathrm{LOAD}(\max )}$.


### 9.1 Switching frequency

It's possible to set 3 different working frequency ranges for the two sections with FSEL pin (table 1).

Switching frequency mainly influences two parameters:

- Inductor size: for a given saturation current and RMS current, greater frequency allows to use lower inductor values, which means smaller size.
- Efficiency: switching losses are proportional to frequency. High frequency generally involves low efficiency.


### 9.2 Inductor selection

Once that switching frequency is defined, inductor selection depends on the desired inductor ripple current and load transient performance.

Low inductance means great ripple current and could generate great output noise. On the other hand, low inductor values involve fast load transient response.

A good compromise between the transient response time, the efficiency, the cost and the size is to choose the inductor value in order to maintain the inductor ripple current $\Delta \mathrm{I}_{\mathrm{L}}$ between $20 \%$ and $50 \%$ of the maximum output current $I_{\text {LOAD }(\max )}$. The maximum $\Delta \mathrm{I}_{\mathrm{L}}$ occurs at the maximum input voltage. With this considerations, the inductor value can be calculated with the following relationship:

Equation 13

$$
\mathrm{L}=\frac{\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}}{\mathrm{f}_{\mathrm{sw}} \times \Delta \mathrm{I}_{\mathrm{L}}} \times \frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}
$$

where $\mathrm{f}_{\mathrm{sw}}$ is the switching frequency, $\mathrm{V}_{\mathrm{IN}_{\mathrm{N}}}$ is the input voltage, $\mathrm{V}_{\mathrm{OUT}}$ is the output voltage and $\Delta \mathrm{IL}$ is the selected inductor ripple current.

In order to prevent overtemperature working conditions, inductor must be able to provide an RMS current greater than the maximum RMS inductor current I LRMS:

## Equation 14

$$
\mathrm{I}_{\mathrm{LRMS}}=\sqrt{\left(\mathrm{I}_{\mathrm{LOAD}}(\max )\right)^{2}+\frac{\left(\Delta \mathrm{I}_{\mathrm{L}}(\max )\right)^{2}}{12}}
$$

Where $\Delta \mathrm{I}_{\mathrm{L}(\max )}$ is the maximum ripple current:

## Equation 15

$$
\Delta \mathrm{L}_{\mathrm{L}(\max )}=\frac{\mathrm{V}_{\text {IN } \max }-\mathrm{V}_{\mathrm{OUT}}}{f_{\mathrm{sw}} \times \mathrm{L}} \times \frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN } \max }}
$$

If hard saturation inductors are used, the inductor saturation current should be much greater than the maximum inductor peak current $I_{\text {peak }}$ :

## Equation 16

$$
I_{\text {peak }}=I_{\text {LOAD }}(\max )+\frac{\Delta I_{\mathrm{L}}(\max )}{2}
$$

Using soft saturation inductors it's possible to choose inductors with saturation current limit nearly to $I_{\text {peak. }}$. Below there is a list of some inductor manufacturers.

Table 11. Inductor manufacturer

| Manufacturer | Series | Inductor value <br> (uH) | RMS current <br> $(\mathbf{A})$ | Saturation current <br> $(\mathbf{A})$ |
| :---: | :---: | :---: | :---: | :---: |
| Coilcraft | SER1360 | 1 to 8 | 6 to 9.5 | 7 to 31 |
| Coilcraft | MLC | 0.7 to 4.5 | 13.6 to 17.3 | 11.5 to 26 |
| TDK | RLF12560 | 1 to 10 | 7.5 to 14.4 | 7.5 to 18.5 |

### 9.3 Output capacitor

The selection of the output capacitor is based on the ESR value Rout and the voltage rating rather than on the capacitor value Cout.

The output capacitor has to satisfy the output voltage ripple requirements. Lower inductor value can reduce the size of the choke but increases the inductor current ripple $\Delta \mathrm{I}_{\mathrm{L}}$.

Since the voltage ripple $\mathrm{V}_{\text {RIPPLEout }}$ is given by:

## Equation 17

$$
\mathrm{V}_{\text {RIPPLEout }}=\mathrm{R}_{\text {out }} \times \Delta \mathrm{I}_{\mathrm{L}}
$$

A low ESR capacitor is required to reduce the output voltage ripple. Switching sections can work correctly even with 20 mV output ripple.

However, to reduce jitter noise between the two switching sections it's preferable to work with an output voltage ripple greater than 30 mV . If lower output ripple is required, a further compensation network is needed (see Closing the integrator loop paragraph).
Finally the output capacitor choice deeply impacts on the load transient response (see Load transient response paragraph). Below there is a list of some capacitor manufacturers.

Table 12. Output capacitor manufacturer

| Manufacturer | Series | Capacitor value <br> (uF) | Rated voltage (V) | ESR max (m $\Omega$ ) |
| :---: | :---: | :---: | :---: | :---: |
| SANYO | POSCAP TPB,TPD, <br> TPE | 100 to 470 | 2.5 to 6.3 | 12 to 65 |
| Panasonic | SPCAP UD, UE | 100 to 470 | 2 to 6.3 | 7 to 18 |

### 9.4 Input capacitors selection

In a buck topology converter the current that flows into the input capacitor is a pulsed current with zero average value. The input RMS current of the two switching sections can be roughly estimated as follows:

Equation 18

$$
I_{\text {CinRMS }}=\sqrt{D_{1} \times I_{1}^{2} \times\left(1-D_{1}\right)+D_{2} \times I_{2}^{2} \times\left(1-D_{2}\right)}
$$

Where D1, D2 are the duty cycles and I1, I2 are the maximum load currents of the two sections.

Input capacitor should be chosen with an RMS rated current higher than the maximum RMS current given by both sections.

Tantalum capacitors are good in term of low ESR and small size, but they occasionally can burn out if subjected to very high current during the charge. Ceramic capacitors have usually a higher RMS current rating with smaller size and they remain the best choice.

Below there is a list of some ceramic capacitor manufacturers.

Table 13. Input capacitor manufacturer

| Manufacturer | Series | Capacitor value (uF) | Rated voltage (V) |
| :---: | :---: | :---: | :---: |
| Tayio yuden | UMK432 X5506MM-T | 10 | 50 |
| TDK | C3225X5R1E106M | 10 | 25 |

### 9.5 Power MOSFETs

Logic-level MOSFETs are recommended, since low side and high side gate drivers are powered by LDO5. Their breakdown voltage $\mathrm{VBR}_{\text {DSS }}$ must be higher than $\mathrm{V}_{\text {INmax }}$.

In notebook applications, power management efficiency is a high level requirement. The power dissipation on the power switches becomes an important factor in switching selections. Losses of high-side and low-side MOSFETs depend on their working conditions.
The power dissipation of the high-side MOSFET is given by:

## Equation 19

$$
\mathrm{P}_{\text {DHighSide }}=\mathrm{P}_{\text {conduction }}+\mathrm{P}_{\text {switching }}
$$

Maximum conduction losses are approximately:

## Equation 20

$$
\mathrm{P}_{\text {conduction }}=\mathrm{R}_{\mathrm{DSon}} \times \frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{INmin}}} \times \mathrm{I}_{\mathrm{LOAD}}(\max )^{2}
$$

where $R_{D S(o n)}$ is the drain-source on resistance of the high side MOSFET. Switching losses are approximately:

## Equation 21

$$
\mathrm{P}_{\text {switching }}=\frac{\mathrm{V}_{\mathrm{IN}} \times\left(\mathrm{I}_{\mathrm{LOAD}}(\max )-\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}\right) \times \mathrm{t}_{\mathrm{on}} \times \mathrm{f}_{\mathrm{sw}}}{2}+\frac{\mathrm{V}_{\mathrm{IN}} \times\left(\mathrm{I}_{\mathrm{LOAD}}(\max )+\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}\right) \times \mathrm{t}_{\mathrm{off}} \times \mathrm{f}_{\mathrm{sw}}}{2}
$$

where ton and toff are the switching times of the turn off and turn off phases of the MOSFET. As general rule, high side MOSFETs with low gate charge are recommended, in order to minimize driver losses.

Below there is a list of possible choices for the high side MOSFET.

Table 14. High side MOSFET manufacturer

| Manufacturer | Type | Gate charge (nC) | Rated reverse voltage (V) |
| :---: | :---: | :---: | :---: |
| ST | STS12NH3LL | 10 | 30 |
| ST | STS17NH3LL | 18 | 30 |

The power dissipation of the low side MOSFET is given by:

## Equation 22

$$
\mathrm{P}_{\text {DLowSide }}=\mathrm{P}_{\text {conduction }}
$$

Maximum conduction losses occur at the maximum input voltage:

## Equation 23

$$
\mathrm{P}_{\text {conduction }}=\mathrm{R}_{\mathrm{DSon}} \times\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\text {IN } \max }}\right) \times \mathrm{I}_{\text {LOAD }}(\mathrm{max})^{2}
$$

Choose a synchronous rectifier with low $\mathrm{R}_{\mathrm{DS}(\mathrm{on})}$. When high side MOSFET turns on, the fast variation of the phase node voltage can bring up even the low side gate through its gate drain capacitance CRSS, causing cross-conduction problems. Choose a low side MOSFET that minimizes the ratio $C_{R S S} / C_{G S}\left(C_{G S}=C_{I S S}-C_{R S S}\right)$.
Below there is a list of some possible low side MOSFETs.

Table 15. Low side MOSFET manufacturer

| Manufacturer | Type | $\mathbf{R}_{\text {DS(on) }}(\mathbf{m} \Omega)$ | $\frac{\mathrm{C}_{\mathrm{RSS}}}{\mathrm{C}_{\mathrm{GS}}}$ | Rated reverse voltage (V) |
| :---: | :---: | :---: | :---: | :---: |
| ST | STS17NF3LL | 5.5 | 0.047 | 30 |
| ST | STS25NH3LL | 3.5 | 0.011 | 30 |

Dual N-channel MOSFETs can be used in applications with a maximum output current of about 3 A . Below there is a list of some MOSFET manufacturers.

Table 16. Dual MOSFET manufacturer

| Manufacturer | Type | $\mathbf{R}_{\text {DS(on) }}(\mathbf{m} \Omega)$ | Gate charge (nC) | Rated reverse voltage (V) |
| :---: | :---: | :---: | :---: | :---: |
| ST | STS8DNH3LL | 25 | 10 | 30 |
| ST | STS4DNF60L | 65 | 32 | 60 |

A rectifier across the low side MOSFET is recommended. The rectifier works as a voltage clamp across the synchronous rectifier and reduces the negative inductor swing during the dead time between turning the high-side MOSFET off and the synchronous rectifier on. It can increase the efficiency of the switching section, since it reduces the low side switch losses. A Schottky diode is suitable for its low forward voltage drop ( 0.3 V ). The diode reverse voltage must be greater than the maximum input voltage $\mathrm{V}_{\text {INmax }}$. A minimum recovery reverse charge is preferable. Below there is a list of some Schottky diode manufacturers.

Table 17. Schottky diode manufacturer

| Manufacturer | Series | Forward voltage <br> $\mathbf{( V )}$ | Rated reverse voltage <br> $\mathbf{( V )}$ | Reverse current <br> (uA) |
| :---: | :---: | :---: | :---: | :---: |
| ST | STPS1L30M | 0.34 | 30 | 0.00039 |
| ST | STPS1L20M | 0.37 | 20 | 0.000075 |

### 9.6 Closing the integrator loop

The design of external feedback network depends on the output voltage ripple. If the ripple is higher than approximately 30 mV , the feedback network (Figure 39) is usually enough to keep the loop stable.

Figure 39. Circuitry for output ripple compensation


The stability of the system depends firstly on the output capacitor zero frequency. The following condition should be satisfied:

## Equation 24

$$
f_{\text {sw }}>k \times f_{\text {Zout }}=\frac{k}{2 \pi \times C_{\text {out }} \times R_{\text {out }}}
$$

where $k$ is a design parameter greater than 3 and $R_{\text {out }}$ is the ESR of the output capacitor. It determinates the minimum integrator capacitor value $\mathrm{C}_{\mathrm{INT}}$ :

## Equation 25

$$
\mathrm{C}_{\text {INT }}>\frac{\mathrm{g}_{\mathrm{m}}}{2 \pi \times\left(\frac{\mathrm{f}_{\text {sw }}}{\mathrm{k}}-\mathrm{f}_{\text {Zout }}\right)} \times \frac{\mathrm{Vr}}{\mathrm{~V}_{\text {OUT }}}
$$

where $\mathrm{gm}=50 \mu \mathrm{~s}$ is the integrator trans conductance.
In order to ensure stability it must be also verified that:

## Equation 26

$$
\mathrm{C}_{\text {INT }}>\frac{\mathrm{g}_{\mathrm{m}}}{2 \pi \times \mathrm{f}_{\text {Zout }}} \times \frac{\mathrm{Vr}}{\mathrm{~V}_{\text {OUT }}}
$$

In order to reduce ground noise due to load transient on the other section, it is recommended to add a resistor $R_{I N T}$ and a capacitor $\mathrm{C}_{\text {filt }}$ that, together with $\mathrm{C}_{\mathrm{INT}}$, realize a low pass filter (see Figure 39). The cutoff frequency $f_{C U T}$ must be much greater (10 or more times) than the switching frequency of the section:

Equation 27

$$
\mathrm{R}_{\mathrm{INT}}=\frac{1}{2 \pi \times \mathrm{f}_{\mathrm{CUT}} \times \frac{\mathrm{C}_{\mathrm{INT}} \times \mathrm{C}_{\text {filt }}}{\mathrm{C}_{\mathrm{INT}}+\mathrm{C}_{\text {filt }}}}
$$

Due to the capacitive divider $\left(\mathrm{C}_{\mathrm{INT}}, \mathrm{C}_{\text {filt }}\right)$, the ripple voltage at the COMP pin is given by:
Equation 28

$$
V_{\text {RIPPLE }_{\text {INT }}}=V_{\text {RIPPLEout }} \times \frac{C_{\text {INT }}}{C_{\text {INT }}+C_{\text {filt }}}=V_{\text {RIPPLEout }} \times q
$$

Where VRIPPLEout is the output ripple and $q$ is the attenuation factor of the output ripple.
If the ripple is very small (lower than approximately 30 mV ), a further compensation network, named virtual ESR network, is needed. This additional part generates a triangular ripple that is added to the ESR output voltage ripple at the input of the integrator network. The complete control schematic is represented in Figure 40.

Figure 40. Virtual ESR network


The $T$ node voltage is the sum of the output voltage and the triangular waveform generated by the virtual ESR network. In fact the virtual ESR network behaves like a further equivalent ESR R ESR .
A good trade-off is to design the network in order to achieve an $R_{E S R}$ given by:

## Equation 29

$$
\mathrm{R}_{\mathrm{ESR}}=\frac{\mathrm{V}_{\text {RIPPLE }}}{\Delta \mathrm{I}_{\mathrm{L}}}-\mathrm{R}_{\text {out }}
$$

where $\Delta I_{\mathrm{L}}$ is the inductor current ripple and VRIPPLE is the overall ripple of the $T$ node voltage. It should be chosen higher than approximately 30 mV .

The new closed loop gain depends on $\mathrm{C}_{\text {INT }}$. In order to ensure stability it must be verified that:

## Equation 30

$$
\mathrm{C}_{\text {INT }}>\frac{\mathrm{g}_{\mathrm{m}}}{2 \pi \times \mathrm{f}_{\mathrm{Z}}} \times \frac{\mathrm{Vr}}{\mathrm{~V}_{\mathrm{OUT}}}
$$

Where:

## Equation 31

$$
\mathrm{f}_{\mathrm{Z}}=\frac{1}{2 \pi \times \mathrm{C}_{\text {out }} \times \mathrm{R}_{\mathrm{TOT}}}
$$

where $\mathrm{R}_{\text {TOT }}$ is the sum of the ESR of the output capacitor Rout and the equivalent ESR given by the virtual ESR network $\mathrm{R}_{\text {ESR }}$.
Moreover $\mathrm{C}_{\mathrm{INT}}$ must meet the following condition:

## Equation 32

$$
\mathrm{f}_{\mathrm{sw}}>\mathrm{k} \times \mathrm{f}_{\mathrm{Z}}=\frac{\mathrm{k}}{2 \pi \times \mathrm{C}_{\text {out }} \times \mathrm{R}_{\mathrm{TOT}}}
$$

Where k is a free design parameter greater than 3 and determines the minimum integrator capacitor value $\mathrm{C}_{\mathrm{INT}}$ :

Equation 33

$$
\mathrm{C}_{\mathrm{INT}}>\frac{\mathrm{g}_{\mathrm{m}}}{2 \pi \times\left(\frac{\mathrm{f}_{\mathrm{sw}}}{\mathrm{k}}-\mathrm{f}_{\mathrm{z}}\right)} \times \frac{\mathrm{Vr}}{\mathrm{~V}_{\mathrm{OUT}}}
$$

C must be selected as shown:
Equation 34

$$
\mathrm{C}>5 \times \mathrm{C}_{\mathrm{INT}}
$$

$R$ must be chosen in order to have enough ripple voltage on integrator input:

## Equation 35

$$
R=\frac{L}{R_{E S R} \times C}
$$

R1 can be selected as follows:

## Equation 36

$$
R 1=\frac{R \times\left(\frac{1}{C \times \pi \times f_{z}}\right)}{R-\frac{1}{C \times \pi \times f_{z}}}
$$

Example:
OUT1 $=1.5 \mathrm{~V}, \mathrm{f}_{\mathrm{SW}}=290 \mathrm{kHz}, \mathrm{L}=2.5 \mu \mathrm{H}$, Cout $=330 \mu \mathrm{~F}$ with Rout $\approx 12 \mathrm{~m} \Omega$. We design $R_{E S R}=12 \mathrm{~m} \Omega$. We choose $\mathrm{C}_{\mathrm{INT}}=1 \mathrm{nF}$ by equations 31,34 and $\mathrm{C}_{\text {filt }}=47 \mathrm{pF}, \mathrm{R}_{\mathrm{INT}}=1 \mathrm{k} \Omega$ by eq.28, 29. $C=5.6 \mathrm{nF}$ by Eq.35. Then $\mathrm{R}=36 \mathrm{k} \Omega$ (eq.36) and $\mathrm{R} 1=3 \mathrm{k} \Omega$ (eq.37).

### 9.7 Other parts design

- VIN filter. A VIN pin low pass filter is suggested to reduce switching noise. The low pass filter is shown in the next figure:

Figure 41. VIN pin filter


Typical components values are: $\mathrm{R}=3.9 \Omega$ and $\mathrm{C}=4.7 \mu \mathrm{~F}$.

- VCC filter. A VCC low pass filter helps to reject switching commutations noise:

Figure 42. Inductor current waveforms


Typical components values are: $R=47 \Omega$ and $C=1 \mu F$.

- VREF capacitor. A 10 nF to 100 nF ceramic capacitor on $\mathrm{V}_{\text {REF }}$ pin must be added to ensure noise rejection.
- LDO5 output capacitors. Bypass the output of each linear regulator with $1 \mu \mathrm{~F}$ ceramic capacitor closer to the LDO pin and a $4.7 \mu \mathrm{~F}$ tantalum capacitor ( $\mathrm{ESR}=2 \Omega$ ). In most applicative conditions a $4.7 \mu \mathrm{~F}$ ceramic output capacitor can be enough to ensure stability.
- Bootstrap circuit. The external bootstrap circuit is represented in the next figure:

Figure 43. Bootstrap circuit


The bootstrap circuit capacitor value $\mathrm{C}_{\mathrm{BOOT}}$ must provide the total gate charge to the high side MOSFET during turn on phase. A typical value is 100 nF .

The bootstrap diode D must charge the capacitor during the off time phases. The maximum rated voltage must be higher than $\mathrm{V}_{\mathrm{INmax}}$.
A resistor $\mathrm{R}_{\text {BOOT }}$ on the BOOT pin could be added in order to reduce noise when the phase node rises up, working like a gate resistor for the turn on phase of the high side MOSFET.

### 9.8 Design example

The following design example considers an input voltage from 7 V to 16 V . The two switching outputs are OUT1 $=1.5 \mathrm{~V}$ and OUT2 $=1.05 \mathrm{~V}$ and must deliver a maximum current of 5 A . The selected switching frequencies are about 290 kHz for OUT1 section and about 425 kHz for OUT2 section (see Table 1).

### 9.8.1 Inductor selection

OUT1: I IOAD $=2.5 \mathrm{~A}, 45 \%$ ripple current.

$$
\mathrm{L}=\frac{3.3 \mathrm{~V} \cdot(20 \mathrm{~V}-3.3 \mathrm{~V})}{290 \mathrm{KHz} \cdot 24 \mathrm{~V} \cdot 0.45 \cdot 2.5} \approx 8.2 \mu \mathrm{H}
$$

We choose standard value $L=8.2 \mu \mathrm{H}$.

$$
\begin{aligned}
& \Delta \mathrm{I}_{\mathrm{L}(\max )}=1.16 \mathrm{~A} @ \mathrm{~V}_{\mathrm{IN}}=24 \mathrm{~V} . \\
& \mathrm{I}_{\mathrm{LRMS}}=2.53 \mathrm{~A}
\end{aligned}
$$

Ipeak $=2.5 \mathrm{~A}+0.58 \mathrm{~A}=3.08 \mathrm{~A}$
OUT2 : $\mathrm{I}_{\text {LOAD }}=2.5 \mathrm{~A}, 35 \%$ ripple current.

$$
\mathrm{L}=\frac{1.8 \mathrm{~V} \cdot(24 \mathrm{~V}-1.8 \mathrm{~V})}{425 \mathrm{KHz} \cdot 24 \mathrm{~V} \cdot 0.35 \cdot 2.5} \approx 4.76 \mu \mathrm{H}
$$

We choose standard value $L=4.7 \mu \mathrm{H}$.
$\Delta \mathrm{I}_{\mathrm{L}(\max )}=0.89 \mathrm{~A} @ \mathrm{~V}_{\mathrm{IN}}=24 \mathrm{~V}$.
$l_{\text {LRMS }}=2.513 \mathrm{~A}$
$I_{\text {peak }}=2.5 \mathrm{~A}+0.443 \mathrm{~A}=2.943 \mathrm{~A}$

### 9.8.2 Output capacitor selection

We would like to have an output ripple smaller than 25 mV .
OUT1: POSCAP 4TPE150MI
OUT2: POSCAP 6TPE220M

### 9.8.3 Power MOSFETs

OUT1:High side: STS5NF60L
Low side: STS7NF60L
OUT2:High side: STS5NF60L
Low side: STS7NF60L

### 9.8.4 Current limit

OUT1:

$$
\begin{gathered}
I_{\text {Lvalley }}(\min )=I_{\text {LOAD }}(\max )-\frac{\Delta I_{\mathrm{L}}(\min )}{2}=4.12 \mathrm{~A} \\
\mathrm{R}_{\text {CSENSE }} \equiv \frac{4.12 \mathrm{~A}}{100 \mu \mathrm{~A}} \cdot 16.25 \mathrm{~m} \Omega \approx 670 \Omega
\end{gathered}
$$

(Let's assume the maximum temperature $\mathrm{T}_{\max }=75^{\circ} \mathrm{C}$ in $\mathrm{R}_{\mathrm{DS}(\mathrm{on})}$ calculation)
OUT2:

$$
\mathrm{I}_{\text {Lvalley }}(\min )=\mathrm{I}_{\mathrm{LOAD}}(\max )-\frac{\Delta \mathrm{I}_{\mathrm{L}}(\min )}{2}=4.2 \mathrm{~A}
$$

$$
\mathrm{R}_{\mathrm{CSENSE}} \equiv \frac{4.2 \mathrm{~A}}{100 \mu \mathrm{~A}} \cdot 16.25 \mathrm{~m} \Omega \approx 680 \Omega
$$

(Let's assume $\mathrm{T}_{\max }=75^{\circ} \mathrm{C}$ in $\mathrm{R}_{\mathrm{DS}(o n)}$ calculation)

### 9.8.5 Input capacitor

Maximum input capacitor RMS current is about 1.1 A . Then $\mathrm{I}_{\text {CinRMS }}>1.1 \mathrm{~A}$
We can put two $10 \mu \mathrm{~F}$ ceramic capacitors with $\mathrm{I}_{\mathrm{rms}}=1.5 \mathrm{~A}$.

### 9.8.6 Synchronous rectifier

OUT1: Schottky diode STPS1L40M
OUT2: Schottky diode STPS1L40M

### 9.8.7 Integrator loop

(Refer to Figure 40)
OUT1: The ripple is smaller than 40 mV , then the virtual ESR network is required.
$\mathrm{C}_{\mathrm{INT}}=1 \mathrm{nF} ; \mathrm{C}_{\text {filt }}=47 \mathrm{pF} ; \mathrm{R}_{\mathrm{INT}}=1 \mathrm{k} \Omega$
$\mathrm{C}=5.6 \mathrm{nF} ; \mathrm{R}=36 \mathrm{k} \Omega ; \mathrm{R} 1=3 \mathrm{k} \Omega$
OUT2: The ripple is smaller than 40 mV , then the virtual ESR network is required.
$\mathrm{C}_{\mathrm{INT}}=1 \mathrm{nF} ; \mathrm{C}_{\text {filt }}=110 \mathrm{pF} ; \mathrm{R}_{\mathrm{INT}}=1 \mathrm{k} \Omega$
$\mathrm{C}=5.6 \mathrm{nF} ; \mathrm{R}=22 \mathrm{k} \Omega ; \mathrm{R} 1=3.3 \mathrm{k} \Omega$

### 9.8.8 Output feedback divider

(Refer to Figure 32)
OUT1: R1 = $10 \mathrm{k} \Omega ; \mathrm{R} 2=6.8 \mathrm{k} \Omega$
OUT2: R1 = $11 \mathrm{k} \Omega ; \mathrm{R} 2=1.8 \mathrm{k} \Omega$

## 10 Layout guidelines

The layout is very important in terms of efficiency, stability and noise of the system. It is possible to refer to the PM6681A demonstration board for a complete layout example.
For good PC board layout follows these guidelines:

- Place on the top side all the power components (inductors, input and output capacitors, MOSFETs and diodes). Refer them to a power ground plan, PGND. If possible, reserve a layer to PGND plan. The PGND plan is the same for both the switching sections.
- AC current paths layout is very critical (see Figure 44). The first priority is to minimize their length. Trace the LS MOSFET connection to PGND plan (with or without current sense resistor RSENSE) as short as possible. Place the synchronous diode D near the LS MOSFET. Connect the LS MOSFET drain to the switching node with a short trace.
- Place input capacitors near HS MOSFET drain. It is recommended to use the same input voltage plan for both the switching sections, in order to put together all input capacitors.
- Place all the sensitive analog signals (feedbacks, voltage reference and current sense paths) on the bottom side of the board or in an inner layer. Isolate them from the power top side with a signal ground layer, SGND. Connect the SGND and PGND plans only in one point (a multiple via connection is preferable to a 0 ohm resistor connection) near the PGND device pin. Place the device on the top or on the bottom size and connect the exposed pad and the SGND pins to the SGND plan (see Figure 44).

Figure 44. Current paths, ground connection and driver traces layout


- As general rule, make the high side and low side drivers traces wide and short. The high side driver is powered by the bootstrap circuit. It's very important to place capacitor CBOOT and diode DBOOT as near as possible to the HGATE pin (for example on the layer opposite to the device). Route HGATE and PHASE traces as near as possible in order to minimize the area between them. The Low side gate driver is powered by the 5 V linear regulator output. Placing PGND and LGATE pins near the low side MOSFETs reduces the length of the traces and the crosstalk noise between the two sections.
- The linear regulator output LDO5 is referred to SGND as long as the reference voltage Vref. Place their output filtering capacitors as near as possible to the device.
- Place input filtering capacitors near VCC and VIN pins.
- It would be better if the feedback networks connected to COMP, FB and OUT pins are "referred" to SGND in the same point as reference voltage Vref. To avoid capacitive coupling place these traces as far as possible from the gate drivers and phase (switching) paths.
- Place the current sense traces on the bottom side. If low side MOSFET $R_{D S(o n)}$ sensing is enabled, use a dedicated connection between the switching node and the current limit resistor RCSENSE.


## 11 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK ${ }^{\circledR}$ packages. These packages have a lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Table 18. VFQFPN32 $5 \times 5 \times 1.0 \mathrm{~mm}$ pitch 0.50

| Dim. | Databook (mm) |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Typ | Max |
| A | 0.8 | 0.9 | 1 |
| A1 | 0 | 0.02 | 0.05 |
| A3 |  | 0.2 |  |
| b | 0.18 | 0.25 | 0.3 |
| D | 4.85 | 5 | 5.15 |
| D2 | See exposed pad variations ${ }^{(2)}$ |  |  |
| E | 4.85 | 5 | 5.15 |
| E2 | See exposed pad variations ${ }^{(2)}$ |  |  |
| e |  | 0.5 |  |
| L | 0.3 | 0.4 | 0.5 |
| ddd |  |  | 0.05 |

Table 19. Exposed pad variations

| D2 |  |  | E2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Min | Typ | Max | Min | Typ | Max |
| 2.90 | 3.10 | 3.20 | 2.90 | 3.10 | 3.20 |

[^1]Figure 45. Package dimensions


## 12 Revision history

Table 20. Document revision history

| Date | Revision | Changes |
| :---: | :---: | :--- |
| 02-Nov-2006 | 1 | Initial release |
| 03-Jun-2008 | 2 | Document status promoted from Target specification to <br> Datasheet |
| 26-Jun-2008 | 3 | Updated: Figure 1 on page 4, Figure 27 on page 16, Figure 16 <br> and Figure 17 on page 15 |

## Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.
Information in this document supersedes and replaces all information previously supplied.
The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America


[^0]:    1. by design
[^1]:    1. VFQFPN stands for thermally enhanced very thin fine pitch quad flat package no lead. Very thin: $\mathrm{A}=1.00 \mathrm{~mm}$ Max
    2. Dimensions D2 and E2 are not in accordance with JEDEC.
