International
IOR Rectifier

PD-94764L

IRHLUB7970Z4
JANSR2N7626UB
60V, P-CHANNEL
REF: MIL-PRF-19500/745

RADIATION HARDENED LOGIC LEVEL POWER MOSFET SURFACE MOUNT (UB)

TECHNOLOGY

Product Summary

Part Number	Radiation Level	$R_{DS(on)}$	I_D	QPL Part Number
IRHLUB7970Z4	100K Rads (Si)	1.4Ω	-0.53A	JANSR2N7626UB
IRHLUB7930Z4	300K Rads (Si)	1.4Ω	-0.53A	JANSF2N7626UB


UB
(SHIELDED METAL LID)

Refer to Page 11 for 3 Additional Part Numbers - IRHLUBN7970Z4, IRHLUBC7970Z4, IRHLUBCN7970Z4

International Rectifier's R7™ Logic Level Power MOSFETs provide simple solution to interfacing CMOS and TTL control circuits to power devices in space and other radiation environments. The threshold voltage remains within acceptable operating limits over the full operating temperature and post radiation. This is achieved while maintaining single event gate rupture and single event burnout immunity.

These devices are used in applications such as current boost low signal source in PWM, voltage comparator and operational amplifiers.

Features:

- 5V CMOS and TTL Compatible
- Fast Switching
- Single Event Effect (SEE) Hardened
- Low Total Gate Charge
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Light Weight
- Complimentary P-Channel Available - IRHLUB770Z4, IRHLUBN770Z4 IRHLUBC770Z4 & IRHLUBCN770Z4

Absolute Maximum Ratings **Pre-Irradiation**

	Parameter		Units
I_D @ V_{GS} = -4.5V, T_C = 25°C	Continuous Drain Current	-0.53	A
I_D @ V_{GS} = -4.5V, T_C = 100°C	Continuous Drain Current	-0.33	
I_{DM}	Pulsed Drain Current ①	-2.12	
P_D @ T_C = 25°C	Max. Power Dissipation	0.57	W
	Linear Derating Factor	0.0045	W/°C
V_{GS}	Gate-to-Source Voltage	±10	V
E_{AS}	Single Pulse Avalanche Energy ②	33.5	mJ
I_{AR}	Avalanche Current ①	-0.53	A
E_{AR}	Repetitive Avalanche Energy ①	0.06	mJ
dv/dt	Peak Diode Recovery dv/dt ③	-4.4	V/ns
T_J T_{STG}	Operating Junction Storage Temperature Range	-55 to 150	°C
	Lead Temperature	300 (for 5s)	
	Weight	43 (Typical)	mg

For footnotes refer to the last page

09/15/10

Electrical Characteristics @ Tj = 25°C (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	-60	—	—	V	V_{GS} = 0V, I_D = -250μA
$\Delta BV_{DSS}/\Delta T_J$	Temperature Coefficient of Breakdown Voltage	—	-0.055	—	V/°C	Reference to 25°C, I_D = -1.0mA
$R_{DS(on)}$	Static Drain-to-Source On-State Resistance	—	—	1.40	Ω	V_{GS} = -4.5V, I_D = -0.33A ④
$V_{GS(th)}$	Gate Threshold Voltage	-1.0	—	-2.0	V	V_{DS} = V_{GS}, I_D = -250μA
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	3.1	—	mV/°C	
g_{fs}	Forward Transconductance	0.23	—	—	S	V_{DS} = -10V, I_{DS} = 0.33A ④
I_{DSS}	Zero Gate Voltage Drain Current	—	—	-1.0	μA	V_{DS}= -48V ,V_{GS}=0V
		—	—	-10		V_{DS} = -48V, V_{GS} = 0V, T_J = 125°C
I_{GSS}	Gate-to-Source Leakage Forward	—	—	-100	nA	V_{GS} = -10V
I_{GSS}	Gate-to-Source Leakage Reverse	—	—	100		V_{GS} = 10V
Q_g	Total Gate Charge	—	—	3.6	nC	V_{GS} = -4.5V, I_D = -0.53A
Q_{gs}	Gate-to-Source Charge	—	—	1.5		V_{DS} = -30V
Q_{gd}	Gate-to-Drain ('Miller') Charge	—	—	1.8		
$t_{d(on)}$	Turn-On Delay Time	—	—	22	ns	V_{DD} = -30V, I_D = -0.53A,
t_r	Rise Time	—	—	22		V_{GS} = -5.0V, R_G = 24Ω
$t_{d(off)}$	Turn-Off Delay Time	—	—	27		
t_f	Fall Time	—	—	27		
$L_S + L_D$	Total Inductance	—	8.4	—	nH	Measured from the center of drain pad to center of source pad
Ciss	Input Capacitance	—	167	—	pF	V_{GS} = 0V, V_{DS} = -25V
C_{oss}	Output Capacitance	—	43	—		f = 100KHz
C_{rss}	Reverse Transfer Capacitance	—	10	—		
R_g	Gate Resistance	—	56	—	Ω	f = 1.0MHz, open drain

Source-Drain Diode Ratings and Characteristics

	Parameter	Min	Typ	Max	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	-0.53	A	
I_{SM}	Pulse Source Current (Body Diode)①	—	—	-2.12		
V_{SD}	Diode Forward Voltage	—	—	-5.0	V	T_j = 25°C, I_S = -0.53A, V_{GS} = 0V ④
t_{rr}	Reverse Recovery Time	—	—	50	ns	T_j = 25°C, I_F = -0.53A, di/dt ≤ -100A/μs
Q_{RR}	Reverse Recovery Charge	—	—	25	nC	V_{DD} ≤ -25V ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L_S + L_D.				

Thermal Resistance

	Parameter	Min	Typ	Max	Units	Test Conditions
R_{thJA}	Junction-to-Ambient	—	—	220	°C/W	

Note: Corresponding Spice and Saber models are available on International Rectifier Web site.

For footnotes refer to the last page

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-39 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table 1. Electrical Characteristics @ Tj = 25°C, Post Total Dose Irradiation ⑤ ⑥

	Parameter	Up to 300K Rads (Si)[1] Min	Max	Units	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	-60	—	V	V_{GS} = 0V, I_D = -250µA
$V_{GS(th)}$	Gate Threshold Voltage	-1.0	-2.0		V_{GS} = V_{DS}, I_D = -250µA
I_{GSS}	Gate-to-Source Leakage Forward	—	-100	nA	V_{GS} = -10V
I_{GSS}	Gate-to-Source Leakage Reverse	—	100		V_{GS} = 10V
I_{DSS}	Zero Gate Voltage Drain Current	—	-1.0	µA	V_{DS} = -48V, V_{GS} = 0V
$R_{DS(on)}$	Static Drain-to-Source④ On-State Resistance (TO-39)	—	1.36	Ω	V_{GS} = -4.5V, I_D = -0.33A
$R_{DS(on)}$	Static Drain-to-Source On-state ④ Resistance (UB)	—	1.40	Ω	V_{GS} = -4.5V, I_D = -0.33A
V_{SD}	Diode Forward Voltage ④	—	-5.0	V	V_{GS} = 0V, I_D = -0.53A

1. Part Numbers IRHLUB7970Z4, IRHLUB7930Z4 and additional part numbers listed on page 11.

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Typical Single Event Effect Safe Operating Area

LET (MeV/(mg/cm^2))	Energy (MeV)	Range (µm)	VDS (V) @VGS= 0V	@VGS= 2V	@VGS= 4V	@VGS= 5V	@VGS= 6V	@VGS= 7V
38 ± 5%	300 ± 7.5%	38 ± 7.5%	-60	-60	-60	-60	-60	-50
62 ± 5%	355 ± 7.5%	33 ± 7.5%	-60	-60	-60	-60	-60	-
85 ± 5%	380 ± 7.5%	29 ± 7.5%	-60	-60	-60	-60	-	-



Fig a. Typical Single Event Effect, Safe Operating Area

For footnotes refer to the last page



Fig 1. Typical Output Characteristics



Fig 2. Typical Output Characteristics



Fig 3. Typical Transfer Characteristics



Fig 4. Normalized On-Resistance Vs. Temperature



Fig 5. Typical On-Resistance Vs Gate Voltage



Fig 6. Typical On-Resistance Vs Drain Current



Fig 7. Typical Drain-to-Source Breakdown Voltage Vs Temperature



Fig 8. Typical Threshold Voltage Vs Temperature



Fig 9. Typical Capacitance Vs. Drain-to-Source Voltage



Fig 10. Typical Gate Charge Vs. Gate-to-Source Voltage



Fig 11. Typical Source-Drain Diode Forward Voltage



Fig 12. Maximum Drain Current Vs. Case Temperature



Fig 13. Maximum Safe Operating Area



Fig 14. Maximum Avalanche Energy Vs. Drain Current



Fig 15. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient



Fig 16a. Unclamped Inductive Test Circuit



Fig 16b. Unclamped Inductive Waveforms



Fig 17a. Basic Gate Charge Waveform



Fig 17b. Gate Charge Test Circuit



Fig 18a. Switching Time Test Circuit



Fig 18b. Switching Time Waveforms

Case Outline and Dimensions — UB (Shielded Metal Lid Connected to 4th Pad)



NOTES:
1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
4. HATCHED AREAS ON PACKAGE DENOTE METALIZATION AREAS.
5. PAD ASSIGNMENTS: 1 = GATE, 2 = SOURCE, 3 = DRAIN, 4 = SHIELDING CONNECTED TO THE LID.

Case Outline and Dimensions — UBN (Isolated Metal Lid, No 4th Pad)



NOTES:
1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
4. HATCHED AREAS ON PACKAGE DENOTE METALIZATION AREAS.
5. PAD ASSIGNMENTS: 1 = GATE, 2 = SOURCE, 3 = DRAIN, 4 = ISOLATED METAL LID.

Case Outline and Dimensions—UBC (Shielded Ceramic Lid Connected to 4th Pad)



Case Outline and Dimensions — UBCN (Isolated Ceramic Lid, No 4th Pad)



Footnotes:

① Repetitive Rating; Pulse width limited by maximum junction temperature.

② V_{DD} = -25V, starting T_J = 25°C, L= 238 mH Peak I_L =- 0.53A, V_{GS} = -10V

③ I_{SD} ≤ -0.53A, di/dt ≤ -100A/µs, V_{DD} ≤ -60V, T_J ≤ 150°C

④ Pulse width ≤ 300 µs; Duty Cycle ≤ 2%

⑤ **Total Dose Irradiation with V_{GS} Bias.** -10 volt V_{GS} applied and V_{DS} = 0 during irradiation per MIL-STD-750, method 1019, condition A.

⑥ **Total Dose Irradiation with V_{DS} Bias.** -48 volt V_{DS} applied and V_{GS} = 0 during irradiation per MIL-STD-750, method 1019, condition A.

Additional Product Summaries (continued from page 1 and 3)

Product Summary



Part Number	Radiation Level	$R_{DS(on)}$	I_D	QPL Part Number	UBN (ISOLATED METAL LID)
IRHLUBN7970Z4	100K Rads (Si)	1.4Ω	-0.53A	JANSR2N7626UBN	
IRHLUBN7930Z4	300K Rads (Si)	1.4Ω	-0.53A	JANSF2N7626UBN	

Product Summary



Part Number	Radiation Level	$R_{DS(on)}$	I_D	QPL Part Number	UBC (SHIELDED CERAMIC LID)
IRHLUBC7970Z4	100K Rads (Si)	1.4Ω	-0.53A	JANSR2N7626UBC	
IRHLUBC7930Z4	300K Rads (Si)	1.4Ω	-0.53A	JANSF2N7626UBC	

Product Summary



Part Number	Radiation Level	$R_{DS(on)}$	I_D	QPL Part Number	UBCN (ISOLATED CERAMIC LID)
IRHLUBCN7970Z4	100K Rads (Si)	1.4Ω	-0.53A	JANSR2N7626UBCN	
IRHLUBCN7930Z4	300K Rads (Si)	1.4Ω	-0.53A	JANSF2N7626UBCN	

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
IR LEOMINSTER : 205 Crawford St., Leominster, Massachusetts 01453, USA Tel: (978) 534-5776
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information.
Data and specifications subject to change without notice. 09/2010