

BUK95/96/9E3R2-40B

TrenchMOS™ logic level FET

Rev. 04 — 14 November 2003

Product data

1. Product profile

1.1 Description

N-channel enhancement mode field-effect power transistor in a plastic package using Philips High-Performance Automotive TrenchMOS™ technology.

1.2 Features

- Very low on-state resistance
- 175 °C rated
- Q101 compliant
- Logic level compatible.

1.3 Applications

- Automotive systems
- Motors, lamps and solenoids
- 12 V loads
- General purpose power switching.





1.4 Quick reference data

- $E_{DS(AL)S} \leq 1.2 \text{ J}$
- $I_D \leq 100 \text{ A}$
- $R_{DS(on)} = 2.7 \text{ m}\Omega$ (typ)
- $P_{tot} \leq 300 \text{ W}$.

2. Pinning information

Table 1: Pinning - SOT78, SOT404, and SOT226 simplified outlines and symbol

Pin	Description	Simplified outline	Symbol
1	gate (g)		
2	drain (d) [1]		
3	source (s)		
mb	mounting base, connected to drain (d)		

			
SOT78 (TO-220AB)	SOT404 (D²-PAK)	SOT226 (I²-PAK)	MBB076

[1] It is not possible to make connection to pin 2 of the SOT404 package.

3. Ordering information

Table 2: Ordering information

Type number	Package		Version
	Name	Description	
BUK953R2-40B	TO-220AB	Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB	SOT78
BUK963R2-40B	D ² -PAK	Plastic single-ended surface mounted package (Philips version of D ² -PAK); 3 leads (one lead cropped)	SOT404
BUK9E3R2-40B	I ² -PAK	Plastic single-ended package (Philips version of I ² -PAK); low-profile 3 lead TO-220AB	SOT226

4. Limiting values


Table 3: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DS}	drain-source voltage (DC)		-	40	V
V _{DGR}	drain-gate voltage (DC)	R _{GS} = 20 kΩ	-	40	V
V _{GS}	gate-source voltage (DC)		-	±15	V
I _D	drain current (DC)	T _{mb} = 25 °C; V _{GS} = 5 V; Figure 2 and 3	[1] -	222	A
			[2] -	100	A
		T _{mb} = 100 °C; V _{GS} = 5 V; Figure 2	[2] -	100	A
I _{DM}	peak drain current	T _{mb} = 25 °C; pulsed; t _p ≤ 10 μs; Figure 3	-	888	A
P _{tot}	total power dissipation	T _{mb} = 25 °C; Figure 1	-	300	W
T _{stg}	storage temperature		-55	+175	°C
T _j	junction temperature		-55	+175	°C
Source-drain diode					
I _{DR}	reverse drain current (DC)	T _{mb} = 25 °C	[1] -	222	A
			[2] -	100	A
I _{DRM}	reverse drain current	T _{mb} = 25 °C; pulsed; t _p ≤ 10 μs	-	888	A
Avalanche ruggedness					
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	unclamped inductive load; I _D = 100 A; V _{DS} ≤ 40 V; V _{GS} = 5 V; R _{GS} = 50 Ω; starting T _{mb} = 25 °C	-	1.2	J


[1] Current is limited by power dissipation chip rating.

[2] All individual parts of device must be ≤ 175 °C to achieve maximum current rating.




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Fig 1. Normalized total power dissipation as a function of mounting base temperature.



$V_{GS} \geq 5 V$

Fig 2. Continuous drain current as a function of mounting base temperature.



$T_{mb} = 25^{\circ}C$; I_{DM} single pulse.

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage.

5. Thermal characteristics

Table 4: Thermal characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	Figure 4	-	-	0.5	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient					
	SOT78 (TO-220AB)	vertical in still air	-	60	-	K/W
	SOT404 (D ² -PAK)	minimum footprint; mounted on a printed-circuit board	-	50	-	K/W
	SOT226 (I ² -PAK)	vertical in still air	-	60	-	K/W

5.1 Transient thermal impedance




Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration.


6. Characteristics

Table 5: Characteristics
T_j = 25 °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static characteristics						
V _{(BR)DSS}	drain-source breakdown voltage	I _D = 0.25 mA; V _{GS} = 0 V T _j = 25 °C	40	-	-	V
		T _j = -55 °C	36	-	-	V
V _{GS(th)}	gate-source threshold voltage	I _D = 1 mA; V _{DS} = V _{GS} ; Figure 9				
		T _j = 25 °C	1.1	1.5	2	V
		T _j = 175 °C	0.5	-	-	V
		T _j = -55 °C	-	-	2.3	V
I _{DSS}	drain-source leakage current	V _{DS} = 40 V; V _{GS} = 0 V T _j = 25 °C	-	0.02	1	μA
		T _j = 175 °C	-	-	500	μA
I _{GSS}	gate-source leakage current	V _{GS} = ±15 V; V _{DS} = 0 V	-	2	100	nA
R _{DS(on)}	drain-source on-state resistance	V _{GS} = 5 V; I _D = 25 A; Figure 7 and 8				
		T _j = 25 °C	-	2.7	3.2	mΩ
		T _j = 175 °C	-	-	6	mΩ
		V _{GS} = 4.5 V; I _D = 25 A	-	-	3.5	mΩ
		V _{GS} = 10 V; I _D = 25 A	-	2.4	2.8	mΩ
Dynamic characteristics						
Q _{g(tot)}	total gate charge	V _{GS} = 5 V; V _{DD} = 32 V; I _D = 25 A; Figure 14	-	94	-	nC
Q _{gs}	gate-to-source charge		-	17	-	nC
Q _{gd}	gate-to-drain (Miller) charge		-	37	-	nC
C _{iss}	input capacitance	V _{GS} = 0 V; V _{DS} = 25 V; f = 1 MHz; Figure 12	-	7877	10502	pF
C _{oss}	output capacitance		-	1397	1676	pF
C _{rss}	reverse transfer capacitance		-	608	833	pF
t _{d(on)}	turn-on delay time	V _{DD} = 30 V; R _L = 1.2 Ω; V _{GS} = 5 V; R _G = 10 Ω	-	68	-	ns
t _r	rise time		-	268	-	ns
t _{d(off)}	turn-off delay time		-	257	-	ns
t _f	fall time		-	192	-	ns
L _d	internal drain inductance	from drain lead 6 mm from package to center of die	-	4.5	-	nH
		from contact screw on mounting base to center of die SOT78	-	3.5	-	nH
		from upper edge of drain mounting base to center of die SOT404/SOT226	-	2.5	-	nH
L _s	internal source inductance	from source lead to source bond pad	-	7.5	-	nH


Table 5: Characteristics...continued*T_j = 25 °C unless otherwise specified.*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Source-drain diode						
V _{SD}	source-drain (diode forward) voltage	I _S = 40 A; V _{GS} = 0 V; Figure 15	-	0.85	1.2	V
t _{rr}	reverse recovery time	I _S = 20 A; dI _S /dt = -100 A/μs	-	70	-	ns
Q _r	recovered charge	V _{GS} = -10 V; V _{DS} = 20 V	-	127	-	nC




$T_j = 25\text{ }^\circ\text{C}$; $t_p = 300\text{ }\mu\text{s}$

Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values.




$T_j = 25\text{ }^\circ\text{C}$; $I_D = 25\text{ A}$

Fig 6. Drain-source on-state resistance as a function of gate-source voltage; typical values.




$T_j = 25\text{ }^\circ\text{C}$

Fig 7. Drain-source on-state resistance as a function of drain current; typical values.




$$a = \frac{R_{DSon}}{R_{DSon}(25^\circ\text{C})}$$

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature.




$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$

Fig 9. Gate-source threshold voltage as a function of junction temperature.




$T_J = 25 \text{ °C}; V_{DS} = V_{GS}$

Fig 10. Sub-threshold drain current as a function of gate-source voltage.




$T_J = 25 \text{ °C}; V_{DS} = 25 \text{ V}$

Fig 11. Forward transconductance as a function of drain current; typical values.




$V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$

Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values.




$V_{DS} = 25$ V

Fig 13. Transfer characteristics: drain current as a function of gate-source voltage; typical values.



$T_j = 25^\circ\text{C}$; $I_D = 25$ A

Fig 14. Gate-source voltage as a function of gate charge; typical values.



$V_{GS} = 0$ V

Fig 15. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values.

7. Package outline

Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220AB

SOT78




Fig 16. SOT78 (TO-220AB).

Plastic single-ended surface mounted package (Philips version of D²-PAK); 3 leads
(one lead cropped)

SOT404






Fig 17. SOT404 (D²-PAK).

Plastic single-ended package (Philips version of I²-PAK); low-profile 3 lead TO-220AB

SOT226



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	b ₁	c	D	D ₁	E	e	L	L ₁	L ₂ ⁽¹⁾ max	Q
mm	4.5 4.1	1.40 1.27	0.9 0.7	1.3 1.0	0.7 0.4	9.65 8.65	1.5 1.1	10.3 9.7	2.54	15.0 13.5	3.30 2.79	3.0	2.6 2.2


Note

1. Terminals in this zone are not tinned.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT226		low-profile 3-lead TO-220AB				-99-09-13- 03-10-14

Fig 18. SOT226 (I²-PAK).

8. Soldering



Dimensions in mm.

Fig 19. Reflow soldering footprint for SOT404.

9. Revision history

Table 6: Revision history

Rev	Date	CPCN	Description
04	20031114	-	Product data (9397 750 12049) Modifications: <ul style="list-style-type: none">• Addition of BUK9E3R2-40B type to data sheet.
03	20030116	-	Product data (9397 750 10844) Modifications: <ul style="list-style-type: none">• Maximum drain current (DC) changed from 75 A to 100 A in Section 4, Limiting values.
02	20021014	-	Product data (9397 750 10275)
01	20020409	-	Product data (9397 750 09491)

10. Data sheet status

Level	Data sheet status ^[1]	Product status ^{[2][3]}	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

11. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

12. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

13. Trademarks

TrenchMOS — is a trademark of Koninklijke Philips Electronics N.V.

Contact information

For additional information, please visit <http://www.semiconductors.philips.com>.

For sales office addresses, send e-mail to: sales.addresses@www.semiconductors.philips.com.

Fax: +31 40 27 24825

Contents

1	Product profile	1
1.1	Description	1
1.2	Features	1
1.3	Applications	1
1.4	Quick reference data	1
2	Pinning information	1
3	Ordering information	2
4	Limiting values	2
5	Thermal characteristics	4
5.1	Transient thermal impedance	4
6	Characteristics	5
7	Package outline	10
8	Soldering	13
9	Revision history	14
10	Data sheet status	15
11	Definitions	15
12	Disclaimers	15
13	Trademarks	15

© Koninklijke Philips Electronics N.V. 2003.
Printed in The Netherlands

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 14 November 2003

Document order number: 9397 750 12049



PHILIPS

Let's make things better.