**VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION** 

AUGUST 2008

#### GENERAL DESCRIPTION

The XRT86SH328 has a total of 56 independent T1 framers (or 42 independent framers for E1). This Voyager Device maps 28 T1 payloads up to STS-3/ STM-1. The purpose of the 56 framers is to allow back-to-back transmit and receive framers on each of the 28 channel Egress and Ingress data paths. The channel numbering system references the framers according to the block diagram shown in Figure 1.

The XRT86SH328 provides T1 framing and error accumulation in accordance with ANSI/ITU T specifications. Each framer has its own framing synchronizer and transmit-receive slip buffers. The slip buffers can be independently enabled or disabled as required and can be configured to frame to the common T1 signal formats.


Each Framer block contains its own Transmit and Receive T1 Framing function. There is 1 Transmit HDLC controller per channel which encapsulates

contents of the Transmit HDLC buffers into LAPD Message frames. There is 1 Receive HDLC controller per channel which extracts the payload content of Receive LAPD Message frames from the incoming T1 data stream and write the contents into the Receive HDLC buffers.

The XRT86SH328 fully meets all of the latest T1 specifications: ANSI E1.107-1988. ANSI E1.403-1995, ANSI E1.231-1993, ANSI E1.408-1990, AT&T TR 62411 (12-90) TR54016, and ITU G-703, G.704, G706 and G.733, AT&T Pub. 43801, and ETS 300 011, 300 233, JT G.703, JT G.704, JT G706, I.431. Extensive test and diagnostic functions include Loopbacks, Boundary scan, Pseudo Random bit sequence (PRBS) test pattern generation, Performance Monitor, Bit Error Rate (BER) meter, forced error insertion, and LAPD unchannelized data payload processing according to ITU-T standard Q.921.

#### Applications and Features (next page)







#### **VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION**

#### APPLICATIONS

- High-Density T1 interfaces for Multiplexers, Switches, LAN Routers and Digital Modems
- SONET/SDH terminal or Add/Drop multiplexers (ADMs)
- T1 add/drop multiplexers (MUX)
- Channel Service Units (CSUs):
- Digital Access Cross-connect System (DACs)
- Digital Cross-connect Systems (DCS)
- Frame Relay Switches and Access Devices (FRADS)
- ISDN Primary Rate Interfaces (PRA)
- PBXs and PCM channel bank
- T3 channelized access concentrators and M13 MUX
- Wireless base stations
- ATM equipment with integrated E1 interfaces
- Multichannel T1 Test Equipment
- T1 Performance Monitoring
- Voice over packet gateways
- Routers

#### FEATURES

- Fifty-Six independent, full duplex T1 Tx and Rx Framer/LIUs
- Two 512-bit (two-frame) elastic store, PCM frame slip buffers (FIFO) on TX and Rx
- Supports Robbed Bit Signaling (RBS)
- Supports ISDN Primary Rate Interface (ISDN PRI) signaling
- Integrated HDLC controller per channel for transmit and receive, each controller having two 65-byte buffers (buffer 0 / buffer 1)
- HDLC Controllers Support SS7
- Timeslot assignable HDLC
- Automatic Performance Report Generation (PMON Status) can be inserted into the transmit LAPD interface every 1 second or for a single transmission
- Alarm Indication Signal with Customer Installation signature (AIS-CI)
- Remote Alarm Indication with Customer Installation (RAI-CI)
- Gapped Clock interface mode for Transmit and Receive.
- Intel/Motorola and Power PC interfaces for configuration, control and status monitoring
- Parallel search algorithm for fast frame synchronization
- Direct access to D and E channels for fast transmission of data link information
- PRBS, QRSS, and Network Loop Code generation and detection
- Each framer block encodes and decodes the T1 Frame serial data
- Detects and forces Red (SAI), Yellow (RAI) and Blue (AIS) Alarms





REV. 1.0.1

#### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

- Detects OOF, LOF, LOS errors and COFA conditions
- Loopbacks: Local (LLB) and Line remote (LB)
- Performance monitor with one second polling
- Boundary scan (IEEE 1149.1) JTAG test port
- Accepts external 8kHz Sync reference
- 1.8V Inner Core Voltage
- 3.3V I/O operation with 5V tolerant inputs
- 568-pin BGA package with -40°C to +85°C operation

#### **ORDERING INFORMATION**

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT86SH328IB	568 Ball BGA	-40°C to +85°C

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

REV. 1.0.1

EATURES		
TABLE 1: REGISTER SUMMARY		
<b>REGISTER DESCRIPTIONS - T1 MODE</b>		
TABLE 2: CLOCK SELECT REGISTER (CSR)	Hex Address: 0xN100	
TABLE 3: LINE INTERFACE CONTROL REGISTER (LICR)	Hex Address: 0xN101	
TABLE 4: FRAMING SELECT REGISTER (FSR)	Hex Address: 0xN107	
TABLE 5: ALARM GENERATION REGISTER (AGR)	Hex Address: 0xN108	
TABLE 6: YELLOW ALARM DURATION AND FORMAT WHEN ONE SECOND RULE IS NO	DT ENFORCED	
TABLE 7: YELLOW ALARM FORMAT WHEN ONE SECOND RULE IS ENFORCED		
TABLE 8: SYNCHRONIZATION MUX REGISTER (SMR)	Hex Address: 0xN109	
TABLE 9: TRANSMIT SIGNALING AND DATA LINK SELECT REGISTER (TSDLSR)	Hex Address:0xN10A	
TABLE 10: FRAMING CONTROL REGISTER (FCR)	Hex Address: 0xN10B	
TABLE 11: RECEIVE SIGNALING & DATA LINK SELECT REGISTER (RSDLSR)	Hex Address: 0xN10C	
TABLE 12:       Receive Signaling Change Register 0 (RSCR 0)	Hex Address: 0xN10D	
TABLE 13: RECEIVE SIGNALING CHANGE REGISTER 1 (RSCR 1)	HEX ADDRESS: 0XN10E	
TABLE 14:       RECEIVE SIGNALING CHANGE REGISTER 2 (RSCR 2)	Hex Address: 0xN10F	
TABLE 15:     RECEIVE EXTRA BITS REGISTER (REBR)	Hex Address: 0xN112	
TABLE 16: DATA LINK CONTROL REGISTER (DLCR)	HEX ADDRESS: 0xN113	
TABLE 17: TRANSMIT DATA LINK BYTE COUNT REGISTER (TDLBCR)	Hex Address: 0xN114	
TABLE 18:       RECEIVE DATA LINK BYTE COUNT REGISTER (RDLBCR)         TUDE 10:       COUNT REGISTER (RDLBCR)	HEX ADDRESS: 0xN115	
TABLE 19: SLIP BUFFER CONTROL REGISTER (SBCR)	HEX ADDRESS: 0XN116	
TABLE 20: INTERRUPT CONTROL REGISTER (ICR)	HEX ADDRESS: 0xN11A	
TABLE 21: CUSTOMER INSTALLATION ALARM GENERATION REGISTER (CIAGR)         TABLE 22: PERFORMANCE REPORT CONTROL REGISTER (PRCR)	Hex Address: 0xN11C Hex Address: 0xN11D	
TABLE 22: PERFORMANCE REPORT CONTROL REGISTER (PRCR)         TABLE 23: PRBS CONTROL AND STATUS REGISTER 0 (PRBSCSR0)	HEX ADDRESS. 0XN11D HEX ADDRESS: 0XN121	
TABLE 23. PRBS CONTROL AND STATUS REGISTER 0 (PRBSCSR0) TABLE 24: PRBS CONTROL AND STATUS REGISTER 1 (PRBSCSR1)	HEX ADDRESS. 0XN121	
TABLE 25: LOOPBACK CODE CONTROL REGISTER - CODE 0 (LCCR0)	HEX ADDRESS: 0XN124	
TABLE 26: E00 DACK CODE CONTROL REGISTER CODE 0 (E00R0)       TABLE 26: TRANSMIT LOOPBACK CODER REGISTER (TLCR)	HEX ADDRESS: 0XN124 HEX ADDRESS: 0XN125	
TABLE 20: TRANSMIT EOOF BACK OODER (TEOR) TABLE 27: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 0 (RLACR		
TABLE 28: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER - CODE 0 (REACH)	/	
TABLE 29: DEFECT DETECTION ENABLE REGISTER (DDER)	Hex Address: 0xN129	
TABLE 30: LOOPBACK CODE CONTROL REGISTER - CODE 1 (LCCR1)	Hex Address: 0xN12A	
TABLE 31: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 1 (RLACR		
TABLE 32: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER - CODE 1 (RLDC	,	
TABLE 33: LOOPBACK CODE CONTROL REGISTER - CODE 2 (LCCR2)	Hex Address: 0xN12D	
TABLE 34: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 2 (RLACR.		
TABLE 35: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER - CODE 2 (RLDC	CR2) Hex Address: 0xN12F	
TABLE 36: TRANSMIT SPRM CONTROL REGISTER (TSPRMCR)	Hex Address: 0xN142	
TABLE 37: BERT CONTROL REGISTER (BCR)	Hex Address: 0xN163	
TABLE 38: TRANSMIT CHANNEL CONTROL REGISTER 0-31 (TCCR 0-31)       H	Hex Address: 0xN300 to 0xN31F	
TABLE 39: TRANSMIT USER CODE REGISTER 0 - 31 (TUCR 0-31)	Hex Address: 0xN320 to 0xN33F	
TABLE 40: TRANSMIT SIGNALING CONTROL REGISTER 0-23 (TSCR 0-23) HE	EX ADDRESS: 0XN340 TO 0XN357	
	HEX ADDRESS: 0xN360 TO 0xN37F	
	HEX ADDRESS: 0xN380 TO 0xN39F	
	HEX ADDRESS: 0XN3A0 TO 0XN3BF	
	Hex Address: 0xN3C0 to 0xN3D7	
	Hex Address: 0xN500 to 0xN517	
	HEX ADDRESS: 0xN600	
	HEX ADDRESS: 0xN700	
TABLE 48: PMON RECEIVE LINE CODE VIOLATION COUNTER MSB (RLCVCU)	Hex Address: 0xN900	
TABLE 49: PMON RECEIVE LINE CODE VIOLATION COUNTER LSB (RLCVCL)	HEX ADDRESS: 0XN901	
TABLE 50: PMON RECEIVE FRAMING ALIGNMENT BIT ERROR COUNTER MSB (R	· ·	
TABLE 51: PMON RECEIVE FRAMING ALIGNMENT BIT ERROR COUNTER LSB (RI	,	
TABLE 52:     PMON Receive Severely Errored Frame Counter (RSEFC)       TABLE 52:     PMON Receive CPC 4 Pit Eprop Counter MSP (RSEFC)	HEX ADDRESS: 0XN904	
TABLE 53: PMON RECEIVE CRC-4 BIT ERROR COUNTER - MSB (RSBBECU)	.) Hex Address: 0xN905	
TABLE 54: PMON RECEIVE CRC-4 BLOCK ERROR COUNTER - LSB (RSBBECL, TABLE 55: PMON RECEIVE FAR-END BLOCK ERROR COUNTER - MSB (RFEBE		
TABLE 56: PMON RECEIVE FAR END BLOCK ERROR COUNTER -LSB (RFEBEC) TABLE 57: PMON RECEIVE SLIP COUNTER (RSC)	L) HEX ADDRESS: 0xN908 HEX ADDRESS: 0xN909	
TABLE 57: PMON RECEIVE SLIP COUNTER (RSC) TABLE 58: PMON RECEIVE LOSS OF FRAME COUNTER (RLFC)	HEX ADDRESS: 0XN909 HEX ADDRESS: 0XN90A	
TABLE 58. PMON RECEIVE LOSS OF FRAME COUNTER (RLFC) TABLE 59: PMON RECEIVE CHANGE OF FRAME ALIGNMENT COUNTER (RCFAC)		
TABLE 59: PMON RECEIVE CHANGE OF FRAME ALIGNMENT COUNTER (RCFAC) TABLE 60: PMON LAPD FRAME CHECK SEQUENCE ERROR COUNTER 1 (LFCSE		
TABLE 60. PMON LAPD FRAME CHECK SEQUENCE ERROR COUNTER T (LFCS) TABLE 61: PMON PRBS BIT ERROR COUNTER MSB (PBECU)	Hex Address: 0xN90C Hex Address: 0xN90D	
TABLE 61: PMON PRBS BIT ERROR COUNTER MSB (PBECO) TABLE 62: PMON PRBS BIT ERROR COUNTER LSB (PBECL)	HEX ADDRESS: 0XN90D HEX ADDRESS: 0XN90E	
TABLE 62: PMON FRES BIT ERROR COUNTER LSB (FBECL) TABLE 63: PMON TRANSMIT SLIP COUNTER (TSC)	HEX ADDRESS. 0XN90E HEX ADDRESS: 0XN90F	





## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

TABLE 64	4: PMON Excessive Zero Violation Counter MSB (EZVCU)	Hex Address: 0xN910	69
	5: PMON Excessive Zero Violation Counter LSB (EZVCL)	HEX ADDRESS: 0XN911	
	5: BLOCK INTERRUPT STATUS REGISTER (BISR)	HEX ADDRESS: 0XNB00	
	7: BLOCK INTERRUPT ENABLE REGISTER (BIER)	HEX ADDRESS: 0XNB01	
	3: ALARM & ERROR INTERRUPT STATUS REGISTER (AEISR)	Hex Address: 0xNB02	
	): ALARM & ERROR INTERRUPT ENABLE REGISTER (AEIER)	Hex Address: 0xNB03	-
	): FRAMER INTERRUPT STATUS REGISTER (FISR)	Hex Address: 0xNB04	-
	1: FRAMER INTERRUPT ENABLE REGISTER (FIER)	Hex Address: 0xNB05	
	2: DATA LINK STATUS REGISTER 1 (DLSR1)	Hex Address: 0xNB06	
	3: DATA LINK INTERRUPT ENABLE REGISTER 1 (DLIER1)	Hex Address: 0xNB07	82
TABLE 74	4: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)	Hex Address: 0xNB08	84
TABLE 7	5: SLIP BUFFER INTERRUPT ENABLE REGISTER (SBIER)	Hex Address: 0xNB09	87
TABLE 76	6: Receive Loopback Code Interrupt Enable Register-Code 0 (	RLCIER0)Hex Address: 0xNB0B	90
	: Excessive Zero Status Register (EXZSR)	Hex Address: 0xNB0E	
TABLE 78	3: Excessive Zero Enable Register (EXZER)	Hex Address: 0xNB0F	
TABLE 79	9: SS7 STATUS REGISTER FOR LAPD (SS7SR)	Hex Address: 0xNB10	92
TABLE 80	): SS7 ENABLE REGISTER FOR LAPD (SS7ER)	Hex Address: 0xNB11	92
TABLE 8	1: RxLOS/CRC INTERRUPT STATUS REGISTER (RLCISR)	Hex Address: 0xNB12	92
TABLE 82	2: RxLOS/CRC INTERRUPT ENABLE REGISTER (RLCIER)	Hex Address: 0xNB13	93
TABLE 83	3: RECEIVE LOOPBACK CODE INTERRUPT ENABLE REGISTER-CODE 1 (	RLCIER1)Hex Address: 0xNB15	95
TABLE 84	4: Receive Loopback Code Interrupt Enable Register-Code 2 (	RLCIER2)Hex Address: 0xNB1B	97
		HEX ADDRESS: 0xNB40	
TABLE 86	5: CUSTOMER INSTALLATION ALARM STATUS REGISTER (CIAIER)	Hex Address: 0xNB41	99
	OBAL CONTROL REGISTERS		
TABLE 87	7: LIU GLOBAL CONTROL REGISTER 0 (ADDRESS = 0x0100)		100
TABLE 88	3: LIU GLOBAL CONTROL REGISTER 1 (ADDRESS = 0x0101)		101
TABLE 89	9: LIU GLOBAL CONTROL REGISTER 2 (ADDRESS = 0x0102)		102
	: LIU GLOBAL CONTROL REGISTER 3 (ADDRESS = 0x0103)		
TABLE 91	1: LIU GLOBAL CONTROL REGISTER 4 (ADDRESS = 0x0104)		103
TABLE 92	2: LIU GLOBAL CONTROL REGISTER 5 (ADDRESS = 0x0105)		103
TABLE 93	3: LIU GLOBAL CONTROL REGISTER 6 (ADDRESS = 0x0106)		104
3.0 T1/E1 L	IU CHANNEL CONTROL REGISTERS		105
TABLE 94	4: LIU CHANNEL CONTROL REGISTER 0 (ADDRESS = 0xN000)		105
	5: LIU CHANNEL CONTROL REGISTER 1 (ADDRESS = 0xN001)		
	5: LIU CHANNEL CONTROL REGISTER 2 (ADDRESS = 0xN002)		
	7: LIU CHANNEL CONTROL REGISTER 3 (ADDRESS = 0xN003)		
	3: LIU CHANNEL CONTROL REGISTER 4 (ADDRESS = 0xN004)		
TABLE 99	9: LIU CHANNEL CONTROL REGISTER 5 (ADDRESS = 0xN005)		110
TABLE 10	00: LIU CHANNEL CONTROL REGISTER 6 (ADDRESS = 0xN006)		111
TABLE 10	01: LIU CHANNEL CONTROL REGISTER 7 (ADDRESS = 0xN007)		112
	02: LIU CHANNEL CONTROL REGISTER 8 (ADDRESS = 0xN008)		
TABLE 10	03: LIU CHANNEL CONTROL REGISTER 9 (ADDRESS = 0xN009)		113
	04: LIU CHANNEL CONTROL REGISTER 10 (ADDRESS = 0xN00A)		
TABLE 10	05: LIU CHANNEL CONTROL REGISTER 11 (ADDRESS = 0xN00B)		114
TABLE 10	06: LIU CHANNEL CONTROL REGISTER 12 (ADDRESS = 0xN00C)		114
TABLE 10	07: LIU CHANNEL CONTROL REGISTER 13 (ADDRESS = 0xN00D)		114
	08: LIU CHANNEL CONTROL REGISTER 14 (ADDRESS = 0xN00E)		
TABLE 10	09: LIU CHANNEL CONTROL REGISTER 15 (ADDRESS = 0xN00F)		115
TABLE 1	10: LIU CHANNEL CONTROL REGISTER 16 (ADDRESS = 0xN010)		115
TABLE 1	11: LIU CHANNEL CONTROL REGISTER 17 (ADDRESS = 0xN011)		116
REVISION	History		117





#### DESCRIPTION OF THE CONTROL REGISTERS - T1 MODE

FUNCTION	Symbol	HEX				
Control Registers (0xN100 - 0xN1FF)						
Clock and Select Register	CSR	0xN100				
Line Interface Control Register	LICR	0xN101				
Reserved	-	0xN102 - 0xN106				
Framing Select Register	FSR	0xN107				
Alarm Generation Register	AGR	0xN108				
Synchronization MUX Register	SMR	0xN109				
Transmit Signaling and Data Link Select Register	TSDLSR	0xN10A				
Framing Control Register	FCR	0xN10B				
Receive Signaling & Data Link Select Register	RSDLSR	0xN10C				
Receive Signaling Change Register 0	RSCR0	0xN10D				
Receive Signaling Change Register 1	RSCR1	0xN10E				
Receive Signaling Change Register 2	RSCR2	0xN10F				
Reserved - E1 mode only	-	0xN110 - 0xN111				
Receive In-Frame Register	RIFR	0xN112				
Data Link Control Register	DLCR	0xN113				
Transmit Data Link Byte Count Register	TDLBCR	0xN114				
Receive Data Link Byte Count Register	RDLBCR	0xN115				
Slip Buffer Control Register	SBCR	0xN116				
Reserved	-	0xN117				
Interrupt Control Register	ICR	0xN11A				
Reserved	-	0xN11B				
Customer Installation Alarm Generation Register	CIAGR	0xN11C				
Performance Report Control Register	PRCR	0xN11D				
Reserved	-	0xN11E				
Reserved	-	0xN120				
BERT Control & Status - Register 0	PRBSCSR0	0xN121				
Reserved	-	0xN122				
BERT Control & Status - Register 1	PRBSCSR1	0xN123				
Loopback Code Control Register - Code 0	LCCR0	0xN124				
Transmit Loopback Code Register	TLCR	0xN125				



VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

Function	Symbol	HEX
Receive Loopback Activation Code Register - Code 0	RLACR0	0xN126
Receive Loopback Deactivation Code Register - Code 0	RLDCR0	0xN127
Defect Detection Enable Register	DDER	0xN129
Loopback Code Control Register - Code 1	LCCR1	0xN12A
Receive Loopback Activation Code Register - Code 1	RLACR1	0xN12B
Receive Loopback Deactivation Code Register - Code 1	RLDCR1	0xN12C
Loopback Code Control Register - Code 2	LCCR2	0xN12D
Receive Loopback Activation Code Register - Code 2	RLACR2	0xN12E
Receive Loopback Deactivation Code Register - Code 2	RLDCR2	0xN12F
Reserved - E1 mode only	-	0xN130 - 0xN13F
Transmit SPRM Control Register and NPRM	TSPRMCR	0xN142
BERT Control Register	BCR	0xN163
Time Slot (payload) Control (0xN300 - 0xN3FF)	•	
Transmit Channel Control Register 0-23	TCCR 0-23	0xN300 - 0xN317
Transmit User Code Register 0-23	TUCR 0-23	0xN320 - 0xN337
Transmit Signaling Control Register 0-23	TSCR 0-23	0xN340 - 0xN357
Receive Channel Control Register 0-23	RCCR 0-23	0xN360 - 0xN377
Receive User Code Register 0-23	RUCR 0-23	0xN380 - 0xN397
Receive Signaling Control Register 0-23	RSCR 0-23	0xN3A0 - 0xN3B7
Receive Substitution Signaling Register 0-23	RSSR 0-23	0xN3C0 - 0xN3D7
Receive Signaling Array (0xN500 - 0xN51F)		
Receive Signaling Array Register 0	RSAR0-23	0xN500 - 0xN517
LAPDn Buffer 0		
LAPD Buffer 0 Control Register	LAPDBCR0	0xN600 - 0xN660
LAPDn Buffer 1		
LAPD Buffer 1 Control Register	LAPDBCR1	0xN700 - 0xN760
Performance Monitor	I	I
Receive Line Code Violation Counter: MSB	RLCVCU	0xN900
Receive Line Code Violation Counter: LSB	RLCVCL	0xN901
Receive Frame Alignment Error Counter: MSB	RFAECU	0xN902
Receive Frame Alignment Error Counter: LSB	RFAECL	0xN903

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



FUNCTION	SYMBOL	HEX
Receive Severely Errored Frame Counter	RSEFC	0xN904
Receive Synchronization Bit (CRC-6) Error Counter: MSB	RSBBECU	0xN905
Receive Synchronization Bit (CRC-6) Error Counter: LSB	RSBBECL	0xN906
Receive FEBE Event Count Register: MSB	FEBECU	0xN907
Receive FEBE Event Count Register: LSB	FEBECL	0xN908
Receive Slip Counter	RSC	0xN909
Receive Loss of Frame Counter	RLFC	0xN90A
Receive Change of Frame Alignment Counter	RCOAC	0xN90B
LAPD Frame Check Sequence Error counter 1	LFCSEC1	0xN90C
PRBS bit Error Counter: MSB	PBECU	0xN90D
PRBS bit Error Counter: LSB	PBECL	0×N90E
Transmit Slip Counter	TSC	0xN90F
Excessive Zero Violation Counter: MSB	EZVCU	0xN910
Excessive Zero Violation Counter: LSB	EZVCL	0xN911
Interrupt Generation/Enable Register Address Map (0xNB00 - 0xN	B41)	
Block Interrupt Status Register	BISR	0xNB00
Block Interrupt Enable Register	BIER	0xNB01
Alarm & Error Interrupt Status Register	AEISR	0xNB02
Alarm & Error Interrupt Enable Register	AEIER	0xNB03
Framer Interrupt Status Register	FISR	0xNB04
Framer Interrupt Enable Register	FIER	0xNB05
Data Link Status Register	DLSR1	0xNB06
Data Link Interrupt Enable Register	DLIER1	0xNB07
Slip Buffer Interrupt Status Register	SBISR	0xNB08
Slip Buffer Interrupt Enable Register	SBIER	0xNB09
Receive Loopback code Interrupt and Status Register - Code 0	RLCISR0	0xNB0A
Receive Loopback code Interrupt Enable Register - Code 0	RLCIER0	0xNB0B
Reserved - E1 Mode Only	-	0xNB0C - 0xNB0D
Excessive Zero Status Register	EXZSR	0xNB0E
Excessive Zero Enable Register	EXZER	0xNB0F
SS7 Status Register for LAPD	SS7SR	0xNB10
SS7 Enable Register for LAPD	SS7ER	0xNB11
RxLOS/CRC Interrupt Status Register	RLCISR	0xNB12



VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

FUNCTION	Symbol	Нех
RxLOS/CRC Interrupt Enable Register	RLCIER	0xNB13
Receive Loopback code Interrupt and Status Register - Code 1	RLCISR1	0xNB14
Receive Loopback code Interrupt Enable Register - Code 1	RLCIER1	0xNB15
Receive Loopback code Interrupt and Status Register - Code 2	RLCISR2	0xNB1A
Receive Loopback code Interrupt Enable Register - Code 2	RLCIER2	0xNB1B
Customer Installation Alarm Status Register	CIASR	0xNB40
Customer Installation Alarm Interrupt Enable Register	CIAIER	0xNB41
LIU Line Interface Unit Global Register Address Map (0x0100 - 0x0	1FF)	
LIU Global Configuration Register 0	LIU_GLOBAL0	0x0100
LIU Global Configuration Register 1	LIU_GLOBAL1	0x0101
LIU Global Configuration Register 2	LIU_GLOBAL2	0x0102
LIU Global Configuration Register 3	LIU_GLOBAL3	0x0103
LIU Global Configuration Register 4	LIU_GLOBAL4	0x0104
LIU Global Configuration Register 5	LIU_GLOBAL5	0x0105
LIU Global Configuration Register 6	LIU_GLOBAL6	0x0106
Reserved	-	0x0107 - 0x01FF
LIU Line Interface Unit Channel Register Address Map (0xN000 - 0	xN011	
LIU Channel Configuration Register 0	LIU_Channel0	0xN000
LIU Channel Configuration Register 1	LIU_Channel1	0xN001
LIU Channel Configuration Register 2	LIU_Channel2	0xN002
LIU Channel Configuration Register 3	LIU_Channel3	0xN003
LIU Channel Configuration Register 4	LIU_Channel4	0xN004
LIU Channel Configuration Register 5	LIU_Channel5	0xN005
LIU Channel Configuration Register 6	LIU_Channel6	0xN006
LIU Channel Configuration Register 7	LIU_Channel7	0xN007
LIU Channel Configuration Register 8	LIU_Channel8	0xN008
LIU Channel Configuration Register 9	LIU_Channel9	0xN009
LIU Channel Configuration Register 10	LIU_Channel10	0xN00A
LIU Channel Configuration Register 11	LIU_Channel11	0xN00B
LIU Channel Configuration Register 12	LIU_Channel12	0×N00C
LIU Channel Configuration Register 13	LIU_Channel13	0xN00D
LIU Channel Configuration Register 14	LIU_Channel14	0xN00E
LIU Channel Configuration Register 15	LIU_Channel15	0×N00F





FUNCTION	Symbol	НЕХ
LIU Channel Configuration Register 16	LIU_Channel16	0xN010
LIU Channel Configuration Register 17	LIU_Channel17	0xN011



## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

#### 1.0 REGISTER DESCRIPTIONS - T1 MODE

#### TABLE 2: CLOCK SELECT REGISTER (CSR)

HEX ADDRESS: 0xN100

**XRT86SH328** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	LCV Insert	R/W	0	Line Code Violation Insertion This bit is used to force a Line Code Violation (LCV) on the transmit output. A "0" to "1" transition on this bit will cause a single LCV to be inserted on the transmit output.
6	Set T1 Mode	R/W	0	<ul> <li>T1/E1 Mode select</li> <li>This bit is used to program the individual channel to operate in either T1 or E1 mode.</li> <li>0 = Configures the selected channel to operate in E1 mode.</li> <li>1 = Configures the selected channel to operate in T1 mode.</li> </ul>
5	Sync All Transmit- ters to 8kHz	R/W	0	<ul> <li>Sync All Transmit Framers to 8kHz</li> <li>This bit permits the user to configure each of the 56 Transmit T1 Framer blocks to synchronize their "transmit output" frame alignment with the 8kHz signal that is derived from the MCLK PLL, as described below.</li> <li>0 - Disables the "Sync all Transmit Framers to 8kHz" feature for all channels.</li> <li>1 - Enables the "Sync all Transmit Framers to 8kHz" feature for all channels.</li> <li>Note: Writing to this bit in register 0x0100 will enable this feature for all channels.</li> <li>Note: This bit is only active if the MCLK PLL is used as the "Timing Source" for the Transmit T1 Framer" blocks. CSS[1:0] of this register allows users to select the transmit source of the framer.</li> </ul>
4:2	Reserved	R/W	00	Reserved

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

## TABLE 2: CLOCK SELECT REGISTER (CSR)

10

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
1:0 CSS[1:0] R/W	R/W	01	Clock Source S These bits select	Select ct the timing source for the Transmit T1 Framer block.	
				CSS[1:0]	TRANSMIT SOURCE FOR THE TRANSMIT T1 FRAMER BLOCK
				00/11	Loop-Timing Mode:The Transmit T1 Framer block will derive its timing from the Received or Recov- ered Clock signal in 28-Channel Combo Mode only.
				01	Local-Timing Mode: The Transmit T1 Framer block will either use up-stream timing or the TxDS1CLK_n input as its timing source.NOTE: For Aggregation Applications, the user MUST con- figure all active T1 Framer blocks to operate in this timing mode.
				10	Local-Timing Mode: MCLK PLL Input. This timing option is only available if the user has configured the 28-Channel T1 Framer/LIU Combo Mode.





## XRT86SH328 VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

#### TABLE 3: LINE INTERFACE CONTROL REGISTER (LICR)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
7	FORCE_LOS	R/W	0	This bit perm (within the ch 0 - Configure	mit LOS (To the Line Side) hits the user to configure the transmit direction circuitry hannel) to transmit the LOS pattern. Its the transmit direction circuitry to transmit "normal" traffic. Its the transmit direction circuitry to transmit the LOS
6	Reserved	R/W	0	Reserved	
5:4	LB[1:0]	R/W	00		pback Selection re used to select any of the following loop-back modes for ection. Түрез Ог LoopBack Selected Normal Mode (No LoopBack)
				01	Framer Local LoopBack: When framer local loopback is enabled, the transmit PCM input data is looped back to the receive PCM out- put data.
				10	Framer Far-End (Remote) Line LoopBack: When framer remote loopback is enabled, the receive digital data is looped back to the transmit output data.
				11	Reserved
3:0	Reserved	R/W	0	Reserved	

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



## TABLE 4: FRAMING SELECT REGISTER (FSR)

XRT86SH328

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Signaling update on Superframe Boundaries	R/W	0	Enable Robbed-Bit Signaling Update on Superframe Boundary on Both Transmit and Receive Direction This bit enables or disables robbed-bit signaling update on the superframe boundary for both the transmit and receive side of the framer.
				On the Receive Side:
				If signaling update is enabled, signaling data on the receive side (Signaling Array Register - RSAR) will be updated on the superframe boundary, otherwise, signaling data will be updated as soon as it is received.
				On the Transmit Side:
				If signaling update is enabled, any signaling data changes on the transmit side will be transmitted on the superframe boundary, otherwise, signaling data will be transmitted as soon as it is changed. 0 - Disables the signaling update feature for both transmit and receive. 1 - Enables the signaling update feature for both transmit and receive.
	F 000 F	DAA		
6	Force CRC Errors	R/W	0	Force CRC Errors This bit permits the user to force the Transmit T1 Framer block to transmit CRC errors within the outbound T1 data-stream, as depicted below. 0 - Disables CRC error transmission on the outbound T1 stream. 1 - Enables CRC error transmission on the outbound T1 stream.
5	J1_MODE	R/W	0	<b>J1 Mode</b> This bit is used to configure the device in J1 mode. Once the device
				<ul> <li>is configured in J1 mode, the following two changes will happen:</li> <li><b>1.</b> CRC calculation is done in J1 format. The J1 CRC6 calculation is based on the actual values of all 4632 bits in a T1 multiframe including Fe bits instead of assuming all Fe bits to be a one in T1 format.</li> </ul>
				<ol> <li>Receive and Transmit Yellow Alarm signal format is inter- preted per the J1 standard. (J1-SF or J1-ESF)</li> </ol>
				0 - Configures the device in T1 mode. (Default) 1 - Configures the device in J1 mode.
				<b>Note:</b> Users can select between J1-SF or J1-ESF by setting this bit and the T1 Framing Mode Select Bits[2:0] (Bits 2-0 within this register).
4	ONEONLY	R/W	0	Allow Only One Sync Candidate
				This bit is used to specify one of the synchronization criteria that the Receive T1 Framer block employs.
				0 - Allows the Receive T1 Framer to select any one of the winners in the matching process when there are two or more valid synchroniza- tion patterns appear in the required time frame.
				1 - Allows the Receive T1 Framer to declare success of match when there is only one candidate left in the required time frame.



# 

REV. 1.0.1

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

#### TABLE 4: FRAMING SELECT REGISTER (FSR)

Віт	FUNCTION	Түре	DEFAULT		Desc	RIPTION-C	PERATIO	N	
3	FASTSYNC	R/W	0	0 <b>Faster Sync Algorithm</b> This bit is used to specify one of the synchronization criteria tha Receive T1 Framer block employs. If this "Faster Sync Algorithr enabled, the Receive T1 Framer Block will declare synchronizat earlier. The table below specifies the number of consecutive framer with correct F-bits that the T1 Receive framer must receive in or to declare "SYNC" when FASTSYNC is enabled or disabled.				Algorithm" is chronization cutive frames eive in order	
					Framing		stSync = 0	FastS	-
					ESF		96	48	3
					SF		48	24	4
					Ν		48	24	1
					SLC ® 96		48	24	4
				0 - Disables F 1 - Enables F/				-	
2-0	FSI[2:0]	R/W	000		its permit the one is to opera and Bit 0 is LS formats that o ordingly.	user to se te in. B. The fo can be se formats 'o	llowing ta elected by	able show / configur ' <i>will caus</i>	rs the five dif- ing these e the Receive
					Framing	FS[2]	FS[1]	FS[0]	
					ESF	0	Х	Х	
					SF	1	0	1	
					N	1	1	0	
					T1DM	1	1	1	
					SLC®96	1	0	0	

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



#### TABLE 5: ALARM GENERATION REGISTER (AGR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Yellow Alarm - One Second Rule	R/W	0	<ul> <li>One-Second Yellow Alarm Rule Enforcement This bit is used to enforce the one-second yellow alarm rule according to the yellow alarm (RAI) transmission duration per the ANSI standards. If the one second alarm rule is enforced, the following will happen: <ol> <li>RAI will be transmitted for at least one second for both ESF and SF.</li> <li>There must be a minimum of one second delay between termination of the first RAI and the initiation of a subsequent RAI.</li> <li>ALARM_ENB bit (see description of bit 6 of this register) controls the duration of RAI.</li> <li>YEL[0] &amp; YEL[1] (see description of bits 5-4 of this register) controls the format of RAI.</li> </ol> If the one second alarm rule is NOT enforced, the following will happen: <ol> <li>RAI will be transmitted for at least one second for ESF and SF.</li> </ol> Minimum one second delay between termination of the first RAI and the initiation of the subsequent RAI is NOT enforced. YEL[0] and YEL[1] bits (see description of bits 5-4 of this register) are used to control the duration AND the format of RAI transmission. O - The one-second yellow alarm rule is NOT enforced. The one-second yellow alarm rule is enforced.</li></ul>
6	ALARM_ENB	R/W	0	<ul> <li>Yellow Alarm Transmission Enable This bit is used to control the duration of yellow alarm (RAI) when the one-second yellow alarm rule is enforced (bit 7 of this register set to'1'). When the one-second yellow alarm rule is not enforced (bit 7 of this register set to'0'), the duration of the RAI is controlled by the YEL[0] and YEL[1] bits (bits 5-4 of this register). If the one-second alarm rule is enforced: 0 - Stop the transmission of yellow alarm (see description of bits 5-4). 1 - Start the transmission of yellow alarm (see description of bits 5-4). Note: This bit has no function if the one second alarm rule is not enforced.</li></ul>



REV. 1.0.1

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

### TABLE 5: ALARM GENERATION REGISTER (AGR)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION		
5-4	YEL[1:0]	R/W	00	Yellow Alarm (RAI) Duration and Format The exact function of these bits depends on whether or not the one-second yellow alarm rule is enforced. (Bit 7 of this register). The decoding of these bits are explained in Table 6 and Table 7 below.			
				TABLE 0: Y	ELLOW ALARM DURATION AND FORMAT WHEN ONE SECOND RULE IS NOT ENFORCED		
				YEL[1:0]	YELLOW ALARM DURATION AND FORMAT		
				00	Disable the transmission of yellow alarm		
				01	<ul> <li>SF or N mode:</li> <li>RAI is transmitted as bit 2 = 0 (second MSB) in all DS0 data channel.</li> <li>T1DM mode:</li> <li>RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte).</li> <li>ESF mode: <ol> <li>If YEL[0] bit is set 'high' for a duration shorter or equal to the time required to transmit 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link bits (M1-M12), RAI is transmitted for 255 patterns.of 1111_1111_0000_0000 (approximately 1 second)</li> <li>If YEL[0] bit is set 'high' for a duration longer than the time required to transmit 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link bits (M1-M12), RAI is set 'high' for a duration longer than the time required to transmit 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link bits (M1-M12), RAI transmission continues until YEL[0] bit is set 'low'.</li> </ol> </li> <li>If YEL[0] bit forms another pulse during the RAI transmission, it resets the pattern counter and extends the</li> </ul>		
				10	RAI duration for another 255 patterns of 1111_111_0000_0000. (approximately 1 second) SF mode: RAI is transmitted as a "1" in the Fs bit of frame 12 (This is RAI for J1 SF standard). T1DM mode:		
					RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte). <b>ESF mode</b> : RAI is controlled by the duration of YEL[1] bit. This allows continu- ous RAI of any length.		
				11	<ul> <li>SF, N, and T1DM mode:</li> <li>RAI format is the same as described above when YEL[1:0] is set to'01'.</li> <li>ESF mode:</li> <li>RAI duration is the same as described above when YEL[1:0] is set to'01', except that format of RAI is transmitted as 255 patterns of 1111_1111_1111_1111 (sixteen ones) on the 4kbits/s data link bits instead of 255 patterns of 1111_1111_0000_0000.</li> <li>Note: 255 patterns of 1111_1111_1111_111 is the J1 ESF RAI standard)</li> </ul>		

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

REV. 1.0.1

## TABLE 5: ALARM GENERATION REGISTER (AGR)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION		
5-4	YEL[1:0]	R/W	00	(Continued	3)		
				TABLE 7: YELLOW ALARM FORMAT WHEN ONE SECOND RULE IS ENFORCED			
				YEL[1:0]	YELLOW ALARM FORMAT WHEN ONE SECOND ROLE IS ENFORCED		
				00	Disable the transmission of yellow alarm		
				01	SF or N mode:		
					RAI is transmitted as bit $2 = 0$ (second MSB) in all DS0 data channel. <b>T1DM mode:</b>		
					RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte).		
					ESF mode:		
					YEL[1:0] controls the format of RAI. When YEL[1:0] is set to'01', RAI is transmitted as 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link (M1-M12) (approximately 1 second).		
					ALARM_ENB (Bit 6 of this register) controls the duration of RAI as described below:		
					<ol> <li>If ALARM_ENB bit is set 'high' for a duration shorter or equal to the time required to transmit 255 pattern of 1111_1111_0000_0000 on the 4-kbit/s data link (M1-M12), RAI is transmitted for 255 patterns. (approximately 1 second)</li> </ol>		
					<ol> <li>If ALARM_ENB bit is set 'high' for a duration longer than the time required to transmit 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link (M1-M12), RAI continues until ALARM_ENB bit is set 'low'.</li> </ol>		
					<b>3.</b> If ALARM_ENB forms another pulse during an alarm transmission, it resets the pattern counter and extends the RAI duration for another 255 patterns.(approximately 1 second)		
					<b>Note:</b> A minimum of one second delay between termination of the first RAI and the initiation of a subsequent RAI is enforced.		
				10	<b>SF mode:</b> RAI is transmitted as a "1" in the Fs bit of frame 12 (This is RAI for J1 SF standard).		
					T1DM mode:		
					RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte). ESF mode:		
					RAI is controlled by the duration of ALARM_ENB bit. This allows continuous RAI of any length.		
				11	<ul> <li>SF, N, and T1DM mode:</li> <li>RAI format is the same as described above when YEL[1:0] is set to'01'.</li> <li>ESF mode:</li> <li>RAI duration is the same as described above when YEL[1:0] is set to'01', except that format of RAI is transmitted as 255 patterns of 1111_1111_1111_1111 on the 4kbits/s data link bits (J1 ESF standard) instead of 255 patterns of 1111_111_0000_0000.</li> </ul>		



## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

#### TABLE 5: ALARM GENERATION REGISTER (AGR)

#### HEX ADDRESS: 0xN108

**XRT86SH328** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION					
3-2	Transmit AIS Pattern Select[1:0]	R/W	00	<ul> <li>Transmit AIS Pattern Select[1:0]:</li> <li>These two bits permit the user to do the following.</li> <li>1. To select the appropriate AIS Pattern that the Transmit T1 Framer block will transmit to the remote terminal equipment, and</li> <li>2. To command (via Software Control) the Transmit T1 Framer block to transmit that particular AIS Pattern to the remote terminal equipment, as depicted below.</li> </ul>					
				AISG[1:0]	TYPES OF AIS PATTERNS TRANSMITTED				
				00/10	<b>Disable AIS Alarm Generation</b> The Transmit T1 Framer block will transmit "normal" T1 traffic to the remote terminal equipment.				
				01	Enable Unframed AIS Alarm Generation Transmit T1 Framer block will transmit an Unframed All Ones Pattern, as an AIS Pattern.				
				11       Enable Framed AIS Alarm Generation         Transmit T1 Framer block will transmit a Framed, All         Ones Pattern, as the AIS Pattern.					
					mal operation (e.g., to configure the Transmit T1 Framer block to t normal T1 traffic) the user should set this bit to "[X, 0]"				
1-0	AIS Defect Declaration Criteria [1:0]	R/W	00	These bits perm Framer block m	<b>:laration Criteria[1:0]:</b> iit the user to specify the types of AIS Patterns that the Receive T1 ust detect before it will declare the AIS defect condition.				
				AISD[1:0]	AIS Defect Declaration Criteria				
				00/10	AIS Detection Disabled AIS Defect Condition will NOT be declared.				
				01	Enable Unframed and Framed AIS Alarm Detection ReceiveT1 Framer block will detect both Unframed and Framed AIS pattern				
				11	Enable Framed AIS Alarm Detection Receive T1 Framer block will detect only Framed AIS pat- tern				

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

## TABLE 8: SYNCHRONIZATION MUX REGISTER (SMR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-2	Reserved	-	-	Reserved
1	CRC-6 Bits Source	R/W	0	CRC-6 Bits Source Select
	Select			This bit permits the user to specify the source of the CRC-6 bits, within the outbound T1 data-stream, as depicted below.
				0 - Configures the Transmit T1 Framer block to internally compute and insert the CRC-6 bits within the outbound T1 data-stream.
				1 - Configures the Transmit T1 Framer block to externally accept data from the input, and to insert this data into the CRC-6 bits within the outbound T1 data-stream.
				This bit is ignored if CRC Multiframe Alignment is disabled
0	Framing Bits Source	R/W	0	Framing Bits Source Select
	Select			This bit is used to specify the source for the Framing bits that will be inserted into the outbound T1 frames. The Framing bits can be generated internally or inserted from the transmit serial input.
				0 = Configures the Transmit T1 Framer block to internally generate and insert the Framing bits into the outbound T1 data stream.
				1 = Configures the Transmit T1 Framer block to externally accept framing bits from the input, and to insert this data to the outbound T1 data-stream.







## TABLE 9: TRANSMIT SIGNALING AND DATA LINK SELECT REGISTER (TSDLSR)

HEX ADDRESS:0xN10A

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
7-6	Reserved	-	-	Reserved	
5-4	TxDLBW[1:0]	R/W	00	These two bits a sage transmission 4kHz rate or at a	Link Bandwidth[1:0] are used to select the bandwidth for data link mes- on. Data Link messages can be transmitted at a a 2kHz rate on odd or even framing bits depending on n of these three bits. The table below specifies the nfigurations.
				TxDLBW[1:0]	TRANSMIT DATA LINK BANDWIDTH SELECTED
				00	Data link bits are inserted in every frame. Facility Data Link Bits (FDL) is a 4kHz data link channel.
				01	Data link bits are inserted in every other frame. Facility Data Link Bits (FDL) is a 2kHz data link channel carried by odd framing bits (Frames 1,5,9)
				10	Data link bits are inserted in every other frame. Facility Data Link Bits (FDL) is a 2kHz data link channel carried by even framing bits (Frames 3,7,11)
				11	Reserved
				and N fi	only applies to T1 ESF framing format. For SLC96 raming formats, FDL is a 4kHz data link channel. For FDL is a 8kHz data link channel.
3-2	TxDE[1:0]	R/W	00	These two bits s	imeSlot Source Select[1:0]: specify the source for transmit D/E time slots. The ws the different sources from which D/E time slots
				TxDE[1:0]	Source for Transmit D/E Timeslots
					Input - The D/E time slots are inserted from the transmit serial data input.
					Transmit LAPD Controller - The D/E time slots are inserted from LAPD Controller.
				10/11	Reserved

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

#### TABLE 9: TRANSMIT SIGNALING AND DATA LINK SELECT REGISTER (TSDLSR)

HEX ADDRESS:0xN10A

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
1-0	TxDL[1:0]	R/W	00	These two bits inserted in the	Link Source Select [1:0] specify the source for data link bits that will be outbound T1 frames. The table below shows the three es from which data link bits can be inserted.
				TxDL[1:0]	SOURCE FOR DATA LINK BITS
				00	Transmit LAPD Controller / SLC96 Buffer - The Data Link bits are inserted from the Transmit LAPD Controller or SLC96 Buffer.
				01	Input - The Data Link bits are inserted from the transmit serial data input.
				10	Reserved
				11	Data Link bits are forced to 1.





## XRT86SH328 VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

#### TABLE 10: FRAMING CONTROL REGISTER (FCR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reframe	R/W	0	<b>Force Reframe</b> A '0' to '1' transition will force the Receive T1 Framer to restart the syn- chronization process. This bit field is automatically cleared (set to 0) after frame synchronization is reached.
6	Framing with CRC Checking	R/W	1	<ul> <li>Framing with CRC Checking in ESF</li> <li>This bit permits the user to include CRC verification as a part of the "T1/ESF Framing Alignment" process. If the user enables this feature, then the Receive T1 Framer block will also check and verify that the incoming T1 data-stream contains correct CRC data, prior to declaring the "In-Frame" condition.</li> <li>0 - CRC Verification is NOT included in the "Framing Alignment" process.</li> <li>1 - Receive T1 Framer block will also check for correct CRC values prior to declaring the "In-Frame" condition.</li> </ul>
5-3	LOF Tolerance[2:0]	R/W	010	<ul> <li>LOF Defect Declaration Tolerance[2:0]:</li> <li>These bits along with the LOF_RANGE[2:0] bits are used to define the LOF Defect Declaration criteria. The Receive T1 Framer block will declare the LOF defect condition anytime it detects</li> <li>"LOF_Tolerance[2:0]" out of "LOF_Range[2:0] framing bit errors within the incoming T1 data-stream.</li> <li>The recommended LOF_TOLR value is 2.</li> <li>Note: A "0" value for LOF_TOLR is internally blocked. A LOF_TOLR value must be specified.</li> </ul>
2-0	LOF_Range[2:0]	R/W	101	<ul> <li>LOF Defect Declaration Range[2:0]:</li> <li>These bits along with the "LOF_Tolerance[2:0] bits are used to define the "LOF Defect Declaration" criteria. The Receive T1 Framer block will declare the LOF Defect condition anytime it has received "LOF_Tolerance[2:0] out of "LOF_Range[2:0] framing bit errors, within the incoming T1 data-stream.</li> <li>The recommended LOF_ANG value is 5.</li> <li>Note: A "0" value for LOF_RANG is internally blocked. A LOF_RANG value must be specified.</li> </ul>

## XRT86SH328 VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



## TABLE 11: RECEIVE SIGNALING & DATA LINK SELECT REGISTER (RSDLSR)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
7-6	Reserved	-	-	Reserved	
5-4	RxDLBW[1:0]	R/W	00	These two bits se Data Link messag on odd or even fra	<b>hk Bandwidth[1:0]:</b> elect the bandwidth for data link message reception. ges can be received at a 4kHz rate or at a 2kHz rate aming bits depending on the configuration of these low specifies the different configurations.
				RxDLBW[1:0]	RECEIVE DATA LINK BANDWIDTH SELECTED
				00	Received Data link bits are extracted in every frame. Facility Data Link Bits (FDL) is a 4kHz data link channel.
				01	Received Data link bits are extracted in every other frame. Facility Data Link Bits (FDL) is a 2kHz data link channel carried by odd framing bits (Frames 1,5,9)
				10	Received Data link bits are extracted in every other frame. Facility Data Link Bits (FDL) is a 2kHz data link channel carried by even framing bits (Frames 3,7,11)
				11	Reserved
				N framing	nly applies to T1 ESF framing format. For SLC96 and g formats, FDL is a 4kHz data link channel. For T1DM, 8kHz data link channel.
3-2	RxDE[1:0]	R/W	00	These bits permit	e-Slot Destination Select[1:0]: the user to specify the "destination" circuitry that will ess the D/E-Time-slot within the incoming T1 data-
				RxDE[1:0]	DESTINATION CIRCUITRY FOR RECEIVE D/E TIME-SLOT
				00	<b>Output</b> - The D/E time slots are output to the receive serial data output.
				01	<b>Receive LAPD Controller Block</b> - The D/E time slots are output to Receive LAPD Controller Block.
				10//11	Reserved



REV. 1.0.1

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

#### TABLE 11: RECEIVE SIGNALING & DATA LINK SELECT REGISTER (RSDLSR)

HEX ADDRESS: 0xN10C

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
1-0	RxDL[1:0]	R/W	00	These bits specif	<b>nk Destination Select[1:0]:</b> y the destination circuitry, that is used to process the <i>v</i> ithin the incoming T1 data-stream.
				RxDL[1:0]	DESTINATION CIRCUITRY FOR RECEIVE DATA-LINK
				00	Receive LAPD Controller Block and Output - The Data Link bits are routed to the Receive LAPD Controller block and the output.
				01	<b>Output-</b> The Data Link bits are routed to the output.
				10	Reserved
				11	Data Link bits are forced to 1.

#### TABLE 12: RECEIVE SIGNALING CHANGE REGISTER 0 (RSCR 0)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Ch. 0	RUR	0	These bits indicate whether the Channel Associated signaling data, associated with Time-Slots 0 through 7 within the incoming T1 data-
6	Ch. 1	RUR	0	stream, has changed since the last read of this register, as depicted
5	Ch.2	RUR	0	below. 0 - CAS data (for Time-slots 0 through 7) has NOT changed since the
4	Ch.3	RUR	0	last read of this register.
3	Ch.4	RUR	0	1 - CAS data (for Time-slots 0 through 7) HAS changed since the last read of this register.
2	Ch.5	RUR	0	<b>Notes:</b> 1. Bit 7 (Time-Slot 0) is NOT active, since it carries the FAS and National Bits.
1	Ch.6	RUR	0	<b>NOTE:</b> 2. This register is only active if the incoming T1 data-stream is
0	Ch.7	RUR	0	using Channel Associated Signaling.

## Powering Connectivity REV. 1.0.1

#### TABLE 13: RECEIVE SIGNALING CHANGE REGISTER 1 (RSCR 1)

#### HEX ADDRESS: 0xN10E

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Ch.8	RUR	0	These bits indicate whether the Channel Associated signaling data,
6	Ch.9	RUR	0	associated with Time-Slots 8 through 15 within the incoming T1 data- stream, has changed since the last read of this register, as depicted
5	Ch.10	RUR	0	below. 0 - CAS data (for Time-slots 8 through 15) has NOT changed since the
4	Ch.11	RUR	0	last read of this register.
3	Ch.12	RUR	0	1 - CAS data (for Time-slots 8 through 15) HAS changed since the la read of this register.
2	Ch.13	RUR	0	<b>Note:</b> This register is only active if the incoming T1 data-stream is using Channel Associated Signaling.
1	Ch.14	RUR	0	using Channel Associated Signaling.
0	Ch.15	RUR	0	

## TABLE 14: RECEIVE SIGNALING CHANGE REGISTER 2 (RSCR 2)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Ch.16	RUR	0	These bits indicate whether the Channel Associated signaling data, associated with Time-Slots 16 through 23 within the incoming T1 data-
6	Ch.17	RUR	0	stream, has changed since the last read of this register, as depicted
5	Ch.18	RUR	0	below. 0 - CAS data (for Time-slots 16 through 23) has NOT changed since
4	Ch.19	RUR	0	the last read of this register.
3	Ch.20	RUR	0	1 - CAS data (for Time-slots 16 through 23) HAS changed since the last read of this register.
2	Ch.21	RUR	0	<b>Note:</b> This register is only active if the incoming T1 data-stream is using Channel Associated Signaling.
1	Ch.22	RUR	0	using Channel Associated Signaling.
0	Ch.23	RUR	0	



## XRT86SH328 VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

#### TABLE 15: RECEIVE EXTRA BITS REGISTER (REBR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	In-Frame	RO	0	In Frame State: This READ-ONLY bit indicates whether the Receive T1 Framer block is currently declaring the "In-Frame" condition with the incoming T1 data- stream. 0 - Indicates that the Receive T1 Framer block is currently declaring the LOF (Loss of Frame) Defect condition. 1 - Indicates that the Receive T1 Framer block is currently declaring itself to be in the "In-Frame" condition.
6-0	Reserved	-	-	Reserved

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



### TABLE 16: DATA LINK CONTROL REGISTER (DLCR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	SLC-96 Data Link Enable	R/W	0	<ul> <li>SLC®96 DataLink Enable</li> <li>This bit permits the user to configure the channel to support the transmission and reception of the "SLC-96 type" of data-link message.</li> <li>0 - Channel does not support the transmission and reception of "SLC-96" type of data-link messages. Regular SF framing bits will be transmitted.</li> <li>1 - Channel supports the transmission and reception of the "SLC-96" type of data-link messages.</li> <li>This bit is only active if the channel has been configured to operate in either the SLC-96 or the ESF Framing formats.</li> </ul>
6	MOS ABORT Disable	R/W	0	<ul> <li>MOS ABORT Disable:</li> <li>This bit permits the user to either enable or disable the "Automatic MOS ABORT" feature within Transmit HDLC Controller. If the user enables this feature, then Transmit HDLC Controller block will automatically transmit the ABORT Sequence (e.g., a zero followed by a string of 7 consecutive "1s") whenever it abruptly transitions from transmitting a MOS type of message, to transmitting a BOS type of message.</li> <li>If the user disables this feature, then the Transmit HDLC Controller Block will NOT transmit the ABORT sequence, whenever it abruptly transitions from transmitting a MOS-type of message to transmitting a BOS-type of message.</li> <li>0 - Enables the "Automatic MOS Abort" feature</li> <li>1 - Disables the "Automatic MOS Abort" feature</li> </ul>
5	Rx_FCS_DIS	R/W	0	<ul> <li>Receive Frame Check Sequence (FCS) Verification Enable/Disable</li> <li>This bit permits the user to configure the Receive HDLC Controller</li> <li>Block to compute and verify the FCS value within each incoming</li> <li>LAPD message frame.</li> <li>0 - Enables FCS Verification</li> <li>1 - Disables FCS Verification</li> </ul>
4	AutoRx	R/W	0	Auto Receive LAPD Message This bit configures the Receive HDLC Controller Block to discard any incoming BOS or LAPD Message frame that exactly match which is currently stored in the Receive HDLC buffer. 0 = Disables this "AUTO DISCARD" feature 1 = Enables this "AUTO DISCARD" feature.
3	Tx_ABORT	R/W	0	<ul> <li>Transmit ABORT</li> <li>This bit configures the Transmit HDLC Controller Block to transmit an ABORT sequence (string of 7 or more consecutive 1's) to the Remote terminal.</li> <li>0 - Configures the Transmit HDLC Controller Block to function normally (e.g., not transmit the ABORT sequence).</li> <li>1 - Configures the Transmit HDLC Controller block to transmit the ABORT Sequence.</li> </ul>



## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

## REV. 1.0.1

#### HEX ADDRESS: 0xN113

**XRT86SH328** 

#### TABLE 16: DATA LINK CONTROL REGISTER (DLCR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
2	Tx_IDLE	R/W	0	<ul> <li>Transmit Idle (Flag Sequence Byte)</li> <li>This bit configures the Transmit HDLC Controller Block to unconditionally transmit a repeating string of Flag Sequence octets (0X7E) in the data link channel to the Remote terminal. In normal conditions, the Transmit HDLC Controller block will repeatedly transmit the Flag Sequence octet whenever there is no MOS message to transmit to the remote terminal equipment. However, if the user invokes this "Transmit Idle Sequence" feature, then the Transmit HDLC Controller block will UNCONDITIONALLY transmit a repeating stream of the Flag Sequence octet (thereby overwriting all outbound MOS data-link messages).</li> <li>0 - Configures the Transmit HDLC Controller Block to transmit data-link information in a "normal" manner.</li> <li>1 - Configures the Transmit HDLC Controller block to transmit a repeating string of Flag Sequence Octets (0x7E).</li> <li>Note: This bit is ignored if the Transmit HDLC controller is operating in the BOS Mode - bit 0 (MOS/BOS) within this register is set to 0.</li> </ul>
1	Tx_FCS_EN	R/W	0	<ul> <li>Transmit LAPD Message with Frame Check Sequence (FCS)</li> <li>This bit permits the user to configure the Transmit HDLC Controller block to compute and append FCS octets to the "back-end" of each outbound MOS data-link message.</li> <li>0 - Configures the Transmit HDLC Controller block to NOT compute and append the FCS octets to the back-end of each outbound MOS data-link message.</li> <li>1 - Configures the Transmit HDLC Controller block TO COMPUTE and append the FCS octets to the back-end of each outbound MOS data-link message.</li> <li>Note: This bit is ignored if the transmit HDLC controller has been configured to operate in the BOS mode - bit 0 (MOS/BOS) within this register is set to 0.</li> </ul>
0	MOS/BOS	R/W	0	<ul> <li>Message Oriented Signaling/Bit Oriented Signaling Send</li> <li>This bit permits the user to send LAPD transmission through HDLC</li> <li>Controller Block using either BOS (Bit-Oriented Signaling) or MOS (Message-Oriented Signaling) frames.</li> <li>0 - Transmit HDLC Controller block BOS message Send.</li> <li>1 - Transmit HDLC Controller block MOS message Send.</li> <li>Note: This is not an Enable bit. This bit must be set to '0' each time a BOS is to be sent or '1' each time a MOS is to be sent.</li> </ul>

## XRT86SH328 VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



## TABLE 17: TRANSMIT DATA LINK BYTE COUNT REGISTER (TDLBCR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxHDLC BUFAvail/ BUFSel	R/W	0	<ul> <li>Transmit HDLC Buffer Available/Buffer Select</li> <li>This bit has different functions, depending upon whether the user is writing to or reading from this register, as depicted below.</li> <li>If the user is writing data into this register bit:</li> <li>0 - Configures the Transmit HDLC Controller to read out and transmit the data, residing within "Transmit HDLC Buffer # 0", via the Data Link channel to the remote terminal equipment.</li> <li>1 - Configures the Transmit HDLC Controller to read out and transmit the data, residing within the "Transmit HDLC Buffer #1", via the Data Link channel to the remote terminal equipment.</li> <li>1 - Configures the Transmit HDLC Controller to read out and transmit the data, residing within the "Transmit HDLC Buffer #1", via the Data Link channel to the remote terminal equipment.</li> <li>If the user is reading data from this register bit:</li> <li>0 - Indicates that "Transmit HDLC Buffer # 0" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC Message Buffer, he/she should proceed to write this message into "Transmit HDLC Buffer # 0" - Address location: 0xN600.</li> <li>1 - Indicates that "Transmit HDLC Buffer # 1" is the next available buffer. In this case, if the user wishes to write in the contents of a new "outbound" Data Link Message into the Transmit HDLC Message Buffer, he/she should proceed to write this message into "Transmit HDLC Buffer # 1" - Address location: 0xN700.</li> <li>NoTE: If one of these Transmit HDLC buffers contain a message which has yet to be completely read-in and processed for transmission by the Transmit HDLC controller, then this bit will automatically reflect the value corresponding to the next available buffer is not permitted.</li> </ul>
6-0	TDLBC[6:0]	R/W	0000000	<ul> <li>Transmit HDLC Message - Byte Count</li> <li>The exact function of these bits depends on whether the Transmit HDLC Controller is configured to transmit MOS or BOS messages to the Remote Terminal Equipment.</li> <li>In BOS MODE:</li> <li>These bit fields contain the number of repetitions the BOS message must be transmitted before the Transmit HDLC controller generates the Transmit End of Transfer (TxEOT) interrupt and halts transmission. If these fields are set to 00000000, then the BOS message will be transmitted for an indefinite number of times.</li> <li>In MOS MODE:</li> <li>These bit fields contain the length, in number of octets, of the message to be transmitted. The length of MOS message specified in these bits include header bytes such as the SAPI, TEI, Control field, however, it does not include the FCS bytes.</li> </ul>

#### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

#### TABLE 18: RECEIVE DATA LINK BYTE COUNT REGISTER (RDLBCR)

Hex Addr	ESS: 0xN115
----------	-------------

HEX ADDRESS: 0xN116

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RBUFPTR	R/W	0	<ul> <li>Receive HDLC Buffer-Pointer</li> <li>This bit Identifies which Receive HDLC buffer contains the most recently received HDLC message.</li> <li>0 - Indicates that Receive HDLC Buffer # 0 contains the contents of the most recently received HDLC message.</li> <li>1 - Indicates that Receive HDLC Buffer # 1 contains the contents of the most recently received HDLC message.</li> </ul>
6-0	RDLBC[6:0]	R/W	0000000	<ul> <li>Receive HDLC Message - byte count</li> <li>The exact function of these bits depends on whether the Receive HDLC Controller Block is configured to receive MOS or BOS messages.</li> <li>In BOS Mode:</li> <li>These seven bits contain the number of repetitions the BOS message must be received before the Receive HDLC controller generates the Receive End of Transfer (RxEOT) interrupt. If these bits are set to "0000000", the message will be received indefinitely and no Receive End of Transfer (RxEOT) interrupt will be generated.</li> <li>In MOS Mode:</li> <li>These seven bits contain the size in bytes of the HDLC message that has been received and written into the Receive HDLC buffer. The length of MOS message shown in these bits include header bytes such as the SAPI, TEI, Control field, AND the FCS bytes.</li> </ul>

## 

_	TABLE	19: SLIP	BUFFER	CONTR	TER (SBCR	)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-5	Reserved	-	-	Reserved
4	SB_FORCESF	R/W	0	Force Signaling Freeze This bit permits the user to freeze any signaling update in the Receive Sig- naling Array Register -RSAR (0xN500-0xN51F) until this bit is cleared. 0 = Signaling in RSAR is updated immediately. 1 = Signaling in RSAR is not updated until this bit is set to '0'.
3	SB_SFENB	R/W	0	<ul> <li>Signal Freeze Enable Upon Buffer Slips</li> <li>This bit enables signaling freeze for one multiframe after the receive buffer slips.</li> <li>If signaling freeze is enabled, then the "Receive Channel" will freeze all signaling updates in RSAR (0xN500-0xN51F) for at least "one-multiframe" period, after a "slip-event" has been detected within the "Receive Slip Buffer".</li> <li>0 = Disables signaling freeze for one multi-frame after receive buffer slips.</li> <li>1 = Enables signaling freeze for one multi-frame after receive buffer slips.</li> </ul>
2-0	Reserved	-	-	Reserved



**XRT86SH328** 


#### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

#### TABLE 20: INTERRUPT CONTROL REGISTER (ICR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-3	Reserved	-	-	Reserved
2	INT_WC_RUR	R/W	0	Interrupt Write-to-Clear or Reset-upon-Read Select
				This bit configures all Interrupt Status bits to be either Reset Upon Read or Write-to-Clear
				0 = Configures all Interrupt Status bits to be Reset Upon Read (RUR).
				1= Configures all Interrupt Status bits to be Write-to-Clear (WC).
1	ENBCLR	R/W	0	Interrupt Enable Auto Clear
				This bit configures all interrupt enable bits to clear or not clear after reading the interrupt status bit.
				0= Configures all Interrupt Enable bits to not cleared after reading the interrupt status bit. The corresponding Interrupt Enable bit will stay 'high' after reading the interrupt status bit.
				1= Configures all interrupt Enable bits to clear after reading the interrupt status bit. The corresponding interrupt enable bit will be set to 'low' after reading the interrupt status bit.
0	INTRUP_ENB	R/W	0	Interrupt Enable for Framer_n
				This bit enables the entire T1 Framer Block for Interrupt Generation.
		1		0 = Disables the T1 framer block for Interrupt Generation
				1 = Enables the T1 framer block for Interrupt Generation

#### TABLE 21: CUSTOMER INSTALLATION ALARM GENERATION REGISTER (CIAGR) Hex Address: 0xN11C

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	EXT_AIS	R/W	0	<ul> <li>DS-1 Insertion Upon SONET/SDH and VT Mapper Validation</li> <li>This bit is used to prevent AIS insertion unless an alarm is detected in the SONET/SDH or VT Mapper Blocks.</li> <li>0 = Disabled</li> <li>1 = Enabled</li> </ul>
6	RAI_STAT	R/W	0	<ul> <li>RAI Interrupt Status Enable</li> <li>This bit is used to enable the RAI interrupt status.</li> <li>0 = Disabled</li> <li>1 = Enable RAI Interrupt Status</li> </ul>
5	RAI_RBS	R/W	0	<ul> <li>RAI Insertion Without Over Writing Robbed Bit Signaling</li> <li>This bit is used to prevent the robbed bit signaling bits (if enabled)</li> <li>from being over written by RAI.</li> <li>0 = RAI Over Writes RBS</li> <li>1 = RAI does NOT Over Write RBS</li> </ul>
4	SAI Enable	R/W	0	E1 Mode Only







REV. 1.0.1

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

#### TABLE 21: CUSTOMER INSTALLATION ALARM GENERATION REGISTER (CIAGR)

HEX ADDRESS: 0xN11C

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
[3:2]	CIAG	R/W	00	CI Alarm Transmit (Only in ESF) These two bits are used to enable or disable AIS-CI or RAI-CI gen- eration in T1 ESF mode only. Alarm Indication Signal-Customer Installation (AIS-CI) and Remote Alarm Indication-Customer Installation (RAI-CI) are intended for use in a network to differentiate between an issue within the network or the Customer Installation (CI). AIS-CI AIS-CI AIS-CI is an all ones signal with an embedded signature of 01111100 11111111 (right-to left) which recurs at 386 bit intervals in- the DS-1 signal. RAI-CI Remote Alarm Indication - Customer Installation (RAI-CI) is a repeti- tive pattern with a period of 1.08 seconds. It comprises 0.99 sec- onds of RAI message (00000000 11111111 Right-to-left) and a 90 ms of RAI-CI signature (00111110 11111111 Right to left) to form a RAI-CI signal. RAI-CI applies to T1 ESF framing mode only. 00/11 = Disables RAI-CI or AIS-CI alarms generation 01 = Enables unframed AIS-CI alarm generation 10 = Enables RAI-CI alarm generation
[1:0]	CIAD	R/W	00	<b>CI Alarm Detect (Only in ESF)</b> These two bits are used to enable or disable RAI-CI or AIS-CI alarm detection in T1 ESF mode only. 00/11 = Disables the RAI-CI or AIS-CI alarm detection 01 = Enables the unframed AIS-CI alarm detection 10 = Enables the RAI-CI alarm detection

 TABLE 22: PERFORMANCE REPORT CONTROL REGISTER (PRCR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-3	Reserved	-	-	Reserved.

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

#### TABLE 22: PERFORMANCE REPORT CONTROL REGISTER (PRCR)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
2	C/R_BIt	R/W	0	<ul> <li>C/R Bit Control</li> <li>This bit allows user to control the value of C/R bit within an outgoing performance report.</li> <li>0 - Outgoing C/R bit will be set to'0'</li> <li>1 - Outgoing C/R bit will be set to'1'</li> </ul>	
[1:0]	APCR	R/W	00	Automatic Performance Control/Response Report These bits automatically generates a summary report of the PM status so that it can be inserted into an out going LAPD messa Automatic performance report can be generated every time the bits transition from 'b00' to 'b01'or automatically every one sec The table below describes the different APCR[1:0] bits settings	
				APCR[1:0]	SOURCE FOR RECEIVE D/E TIMESLOTS
				00/11	No performance report issued
				01	Single performance report is issued when these bits transitions from 'b00' to b'01'.
				10	Automatically issues a performance report every one second





REV. 1.0.1

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

## TABLE 23: PRBS CONTROL AND STATUS REGISTER 0 (PRBSCSR0)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION	
7-4	Reserved	R/W	0	Reserved		
3	BERT_Switch	R/W	0	BERT Switch This bit enables or disables the BERT switch function within the XRT86SH328 device.		
				By enabling the f switched betwee framer will gener interface, and T1	BERT switch function, BERT functionality will be n the receive and transmit framer. T1 Receive ate the BERT pattern and insert it onto the receive Transmit Framer will be monitoring the transmit RT pattern and declare BERT LOCK if it has locked	
				If BERT switch is disabled, T1 Transmit framer will generate the BERT pattern and the receive framer will be monitoring the BER pattern and declare BERT LOCK if it has locked onto the input p tern.		
					BERT Switch Feature. BERT Switch Feature.	
2	BER[1]	R/W	0	Bit Error Rate		
1	BER[0]	R/W	0	This bit is used to insert PRBS bit error at the rates presented at the table below. The exact function of this bit depends on whether PRBS switch function is enabled or not. (bit 3 within this register). If the PRBS switch function is disabled, bit error will be inserted by the T1 transmit framer out to the line interface if this bit is enabled. If the PRBS switch function is enabled, bit error will be inserted by the T1 receive framer out to the receive backplane interface if this bit is enabled.		
				BER[1:0]	BIT ERROR RATE	
				00	Disable Bit Error insertion to the transmit output or receive backplane interface	
				01	Bit Error is inserted to the transmit output or receive backplane interface at a rate of 1/1000 (one out of one Thousand)	
				10	Bit Error is inserted to the transmit output or receive backplane interface at a rate of 1/ 1,000,000 (one out of one million)	
				11	Disable Bit Error insertion to the transmit output or receive backplane interface	

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



HEX ADDRESS: 0xN121

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
0	UnFramedPRBS	R/W	0	Unframed PRBS Pattern This bit enables or disables unframed PRBS/QRTS pattern genera- tion (i.e. All timeslots and framing bits are all PRBS/QRTS data). The exact function of this bit depends on whether PRBS switch function is enabled or not. (bit 3 within this register). If PRBS switch function is disabled, T1 Transmit Framer will gener- ate an unframed PRBS 15 or QRTS pattern to the line side if this bit is enabled.
				If PRBS switch function is enabled, T1 Receive Framer will generate an unframed PRBS 15 or QRTS pattern to the receive backplane interface if this bit is enabled. 0 - Enables an unframed PRBS/QRTS pattern generation to the line interface or to the receive backplane interface 1 - Disables an unframed PRBS/QRTS pattern generation to the line
				interface or to the receive backplane interface

TABLE 24: PRBS CONTROL AND STATUS REGISTER 1 (PRBSCSR1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	PRBSTyp	R/W	0	PRBS Pattern TypeThis bit selects the type of PRBS pattern that the T1 Transmit/ Receive framer will generate or detect. $0 = PRBS X^{15} + X^{14} + 1$ Polynomial generation. $1 = PRBS X^{23} + X^{18} + 1$ Polynomial generation.
6	ERRORIns	R/W	0	Error Insertion This bit is used to insert a single error onto the generated BERT pat- tern selected within this device. A '0' to '1' transition will cause one output bit inverted in the BERT stream. This bit only works if BERT generation is enabled.
5	DATAInv	R/W	0	<ul> <li>BERT Data Invert:</li> <li>This bit inverts the BERT output data and the Receive BERT input data.</li> <li>0 - Transmit and Receive Framer will not invert the Transmit BERT and Receive BERT data.</li> <li>1 - Transmit and Receive Framer will invert the Transmit BERT and Receive BERT data.</li> </ul>
4	RxBERTLock	RO	0	<ul> <li>Lock Status</li> <li>This READ ONLY bit field indicates whether or not the BERT monitor LOCK has occured.</li> <li>0 = Indicates the Receive BERT has not Locked onto the input patterns.</li> <li>1 = Indicates the Receive BERT has locked onto the input patterns.</li> </ul>





### REV. 1.0.1

# VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

### TABLE 24: PRBS CONTROL AND STATUS REGISTER 1 (PRBSCSR1)

HEX ADDRESS: 0xN123

**XRT86SH328** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
3	RxBERTEnb	R/W	0	<b>Receive BERT Detection/Generation Enable</b> This bit enables or disables the receive BERT pattern detection or generation. The exact function of this bit depends on whether BERT switch function is enabled or not. (bit 3 in register 0xN121). 0 = Disables the Receive BERT pattern Detection/Generation. 1 - Enables the Receive BERT pattern Detection/Generation.
2	TxPRBSEnb	R/W	0	<b>Transmit BERT Detection/Generation Enable</b> This bit enables or disables the Transmit BERT pattern detection or generation. The exact function of this bit depends on whether PRBS switch function is enabled or not. (bit 3 in register 0xN121). 0 = Disables the Transmit BERT pattern Detection/Generation. 1 - Enables the Transmit BERT pattern Detection/Generation.
1	RxBypass	R/W	0	<b>Receive Framer Bypass</b> This bit enables or disables the Receive T1 Framer bypass. 0 = Disables the Receive T1 framer Bypass. 1 - Enables the Receive T1 Framer Bypass
0	TxBypass	R/W	0	<b>Transmit Framer Bypass</b> This bit enables or disables the Transmit T1 Framer bypass. 0 = Disables the Transmit T1 framer Bypass. 1 - Enables the Transmit T1 Framer Bypass

# Powering Connectivity REV. 1.0.1

### TABLE 25: LOOPBACK CODE CONTROL REGISTER - CODE 0 (LCCR0)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION					
7-6	RXLBCALEN[1:0]	R/W	R/W 00	00	00	W 00	This bit determines th	Code Activation Length le receive loopback code activation length. s supported by the XRT86SH328 as presented		
				RXLBCALEN[1:0]	RECEIVE LOOPBACK CODE ACTIVATION LENGTH					
				00	Selects 4-bit receive loopback code activa- tion Sequence					
				01	Selects 5-bit receive loopback code activa- tion Sequence					
				10	Selects 6-bit receive loopback code activa- tion Sequence					
				11	Selects 7-bit receive loopback code activa- tion Sequence					
5-4	RXLBCDLEN[1:0]	R/W 00	R/W 00	R/W 00	R/W 00	R/W 00	√ 00	00	This bit determines th	Code Deactivation Length he receive loopback code deactivation length. s supported by the XRT86SH328 as presented
				RXLBCDLEN[1:0]	RECEIVE LOOPBACK CODE DEACTIVATION LENGTH					
				00	Selects 4-bit receive loopback code deactivation Sequence					
				01	Selects 5-bit receive loopback code deacti- vation Sequence					
				10	Selects 6-bit receive loopback code deactivation Sequence					
				11	Selects 7-bit receive loopback code deactivation Sequence					



REV. 1.0.1

# VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

### TABLE 25: LOOPBACK CODE CONTROL REGISTER - CODE 0 (LCCR0)

Віт	FUNCTION	Түре	DEFAULT	[	DESCRIPTION-OPERATION
3-2	TXLBCLEN[1:0]	R/W	00		Code Length Insmit loopback code length. There are four he XRT86SH328 as presented in the table
				TXLBCLEN[1:0]	TRANSMIT LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit transmit loopback code Sequence
				01	Selects 5-bit transmit loopback code Sequence
				10	Selects 6-bit transmit loopback code Sequence
				11	Selects 7-bit transmit loopback code Sequence
1	FRAMED	R/W	0	in the transmit path. 0 = Selects an "Unfran	ode ramed or unframed loopback code generation ned" loopback code for transmission. ' loopback code for transmission.
0	AUTOENB	R/W	0	cally upon detecting the the Receive Loopback tion loopback code is e The XRT86SH328 will the loopback code dea back Code Deactivatio back code is enabled. 0 = Disables automatio activation code.	utomatically XRT86SH328 in remote loopback automati- ne loopback code activation code specified in Code Activation Register if Receive activa- enabled (Register address:0xN126). cancel the remote loopback upon detecting activation code specified in the Receive Loop- on register if the Receive deactivation loop- (Register address:0xN127) c remote loopback upon detecting the receive c remote loopback upon detecting the receive





#### TABLE 26: TRANSMIT LOOPBACK CODER REGISTER (TLCR)

#### HEX ADDRESS: 0xN125

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	TXLBC[6:0]	R/W	1010101	<b>Transmit Loopback Code</b> These seven bits determine the transmit loopback code. The MSB of the transmit loopback code is loaded first for transmission.
0	TXLBCENB	R/W	0	Transmit Loopback Code EnableThis bit enables loopback code generation in the transmit path.Transmit loopback code is generated by writing the transmit loop-back code in this register and enabling it using this bit.The lengthand the format of the transmit loopback code is determined by theLoopback Code Control Register (Register address: 0xN124)0 = Disables the transmit loopback code generation.1 = Enables the transmit loopback code generation.

#### TABLE 27: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 0 (RLACR) Hex Address: 0xN126

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBAC[6:0]	R/W	1010101	<b>Receive activation loopback code</b> These seven bits determine the receive loopback activation code. The MSB of the receive activation loopback code is received first.
0	RXLBACENB	R/W	0	Receive activation loopback code enableThis bit enables the receive loopback activation code detection.Receive loopback activation code is detected by writing theexpected receive activation loopback code in this register andenabling it using this bit.The length and format of the Receive loopback activation code isdetermined by the Loopback Code Control Register (Register0xN124).0 = Disables the receive loopback code activation detection.1 = Enables the receive loopback code activation detection.

#### TABLE 28: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER - CODE 0 (RLDCR) HEX ADDRESS: 0xN127

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBDC[6:0]	R/W	1010101	Receive deactivation loopback code These seven bits determine the receive loopback deactivation code. The MSB of the receive deactivation loopback code is received first.
0	RXLBDCENB	R/W	0	Receive deactivation loopback code enable
				This bit enables the receive loopback deactivation code detection. Receive loopback deactivation code is detected by writing the expected receive deactivation loopback code in this register and enabling it using this bit.
				The length and format of the Receive loopback deactivation code is determined by the Loopback Code Control Register (Register 0xN124).
				<ul><li>0 = Disables the receive loopback code deactivation detection.</li><li>1 = Enables the receive loopback code deactivation detection.</li></ul>



### TABLE 29: DEFECT DETECTION ENABLE REGISTER (DDER)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	DEFDET	R/W	1	For defect detection per ANSI T1.231-1997 and T1.403-1999, user should leave this bit set to '1'.
6	Unused	R/O	0	Reserved
5	Transmit PDI-P (Upstream) upon LOS	R/W	0	<ul> <li>Transmit PDI-P (Upstream) upon LOS:</li> <li>This READ/WRITE bit-field configures the Transmit SONET POH Processor block to automatically transmit the PDI-P (Path - Payload Defect Indicator) anytime the Frame Synchronizer block declares the LOS defect within the T1/E1 Ingress Path.</li> <li>If this configuration is implemented then the following events will occur:</li> <li>If the T1/E1 Frame Synchronizer block were to declare the LOS defect within the Ingress Path, then the Transmit SONET POH Pro- cessor block automatically transmits the PDI-P indicator by setting the C2 byte within the upstream STS-1 SPE to the value "0xE1- 0xFC".</li> <li>Once the T1/E1Frame Synchronizer block clears the LOS defect, then the Transmit SONET POH Processor block automatically ter- minates its transmission of the PDI-P indicator by setting the C2 byte within the upstream STS-1 SPE to the value "0x02".</li> <li>0 = Disables this automatic Transmit PDI-P (Upstream) upon LOS.</li> <li>1 = Enable this automatic Transmit PDI-P (Upstream) upon LOS.</li> <li>Note: C2 Auto Insert Mode on Bit-1 must be enabled on Transmit STS-1/STS-3 Path Control Register - Byte 0 on address location 0x783 to use this feature.</li> </ul>
4	Transmit AIS (Upstream) upon LOS	R/W	0	<ul> <li>Transmit AIS (Upstream) upon LOS:</li> <li>This READ/WRITE bit-field configures the T1/E1 Frame Synchronizer block to automatically transmit the AIS indicator upstream, towards the Transmit SONET POH Processor block anytime that it detects and declares the LOS defect condition.</li> <li>0 - Disables the "Transmit AIS (Upstream) upon LOS.</li> <li>1 - Enables the "Transmit AIS (Upstream) upon LOS.</li> </ul>

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

### TABLE 29: DEFECT DETECTION ENABLE REGISTER (DDER)

HEX ADDRESS: 0xN129

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
3	Transmit PDI-P (Upstream) upon LOF	R/W	0	<ul> <li>Transmit PDI-P (Upstream) upon LOF:</li> <li>This READ/WRITE bit-field configures the Transmit SONET POH Processor block to automatically transmit the PDI-P (Path - Payload Defect Indicator) anytime the Frame Synchronizer block declares the LOF defect within the T1/E1 Ingress Path.</li> <li>If this configuration is implemented then the following events will occur:</li> <li>If the T1/E1 Frame Synchronizer block were to declare the LOF defect within the Ingress Path, then the Transmit SONET POH Pro- cessor block automatically transmits the PDI-P indicator by setting the C2 byte within the upstream STS-1 SPE to the value "0xE1- 0xFC".</li> <li>Once the T1/E1Frame Synchronizer block clears the LOF defect, then the Transmit SONET POH Processor block automatically ter- minates its transmission of the PDI-P indicator by setting the C2 byte within the upstream STS-1 SPE to the value "0x02".</li> <li>0 = Disables this automatic Transmit PDI-P (Upstream) upon LOF.</li> <li>1 = Enable this automatic Transmit PDI-P (Upstream) upon LOF.</li> <li>Note: C2 Auto Insert Mode on Bit-1 must be enabled on Transmit STS-1/STS-3 Path Control Register - Byte 0 on address location 0x783 to use this feature.</li> </ul>
2	Transmit AIS-P (Upstream) upon LOF	R/W	0	Transmit AIS (Upstream) upon LOF:This READ/WRITE bit-field configures the T1/E1 Frame Synchro- nizer block to automatically transmit the AIS indicator upstream, towards the Transmit SONET POH Processor block anytime that it detects and declares the LOF defect condition.0 - Disables the "Transmit AIS (Upstream) upon LOF.1 - Enables the "Transmit AIS (Upstream) upon LOF.



40





# TABLE 29: DEFECT DETECTION ENABLE REGISTER (DDER)

HEX ADDRESS: 0xN129

**XRT86SH328** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	Transmit PDI-P (Upstream) upon AIS	R/W	0	<ul> <li>Transmit PDI-P (Upstream) upon Ingress AIS:</li> <li>This READ/WRITE bit-field configures the Transmit SONET POH Processor block to automatically transmit the PDI-P (Path - Payload Defect Indicator) anytime the Frame Synchronizer block declares the AIS defect within the T1/E1 Ingress Path.</li> <li>If this configuration is implemented then the following events will occur:</li> <li>If the T1/E1 Frame Synchronizer block were to declare the AIS defect within the Ingress Path, then the Transmit SONET POH Pro- cessor block automatically transmits the PDI-P indicator by setting the C2 byte within the upstream STS-1 SPE to the value "0xE1- 0xFC".</li> <li>Once the T1/E1Frame Synchronizer block clears the AIS defect, then the Transmit SONET POH Processor block automatically ter- minates its transmission of the PDI-P indicator by setting the C2 byte within the upstream STS-1 SPE to the value "0x02".</li> <li>0 = Disables this automatic Transmit PDI-P (Upstream) upon AIS.</li> <li>1 = Enable this automatic Transmit PDI-P (Upstream) upon AIS.</li> <li>Note: C2 Auto Insert Mode on Bit-1 must be enabled on Transmit STS-1/STS-3 Path Control Register - Byte 0 on address</li> </ul>
0	Transmit AIS-P (Upstream) upon AIS	R/W	0	Intersection Inter

# EXAR Bowering Connectivity REV. 1.0.1

### TABLE 30: LOOPBACK CODE CONTROL REGISTER - CODE 1 (LCCR1)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION				
7-6	RXLBCALEN[1:0]	R/W	R/W	00	This bit determines th	Code Activation Length he receive loopback code activation length. Is supported by the XRT86SH328 as presented			
				RXLBCALEN[1:0]	RECEIVE LOOPBACK CODE ACTIVATION LENGTH				
				00	Selects 4-bit receive loopback code activa- tion Sequence				
				01	Selects 5-bit receive loopback code activa- tion Sequence				
				10	Selects 6-bit receive loopback code activa- tion Sequence				
				11	Selects 7-bit receive loopback code activa- tion Sequence				
5-4	RXLBCDLEN[1:0]	R/W C	R/W	R/W	R/W	V 00	R/W 00	This bit determines th	Code Deactivation Length he receive loopback code deactivation length. s supported by the XRT86SH328 as presented
				RXLBCDLEN[1:0]	RECEIVE LOOPBACK CODE DEACTIVATION LENGTH				
				00	Selects 4-bit receive loopback code deactivation Sequence				
				01	Selects 5-bit receive loopback code deacti- vation Sequence				
				10	Selects 6-bit receive loopback code deacti- vation Sequence				
				11	Selects 7-bit receive loopback code deacti- vation Sequence				
					·				



REV. 1.0.1

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

### TABLE 30: LOOPBACK CODE CONTROL REGISTER - CODE 1 (LCCR1)

Віт	FUNCTION	Түре	DEFAULT	[	DESCRIPTION-OPERATION
3-2	TXLBCLEN[1:0]	R/W	00	Code Length Insmit loopback code length. There are four the XRT86SH328 as presented in the table	
				TXLBCLEN[1:0]	TRANSMIT LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit transmit loopback code Sequence
				01	Selects 5-bit transmit loopback code Sequence
				10	Selects 6-bit transmit loopback code Sequence
				11	Selects 7-bit transmit loopback code Sequence
1	FRAMED	R/W	0	in the transmit path. 0 = Selects an "Unfran	ode ramed or unframed loopback code generation ned" loopback code for transmission. ' loopback code for transmission.
0	AUTOENB	R/W	0	cally upon detecting the the Receive Loopback tion loopback code is e The XRT86SH328 will the loopback code dea back Code Deactivatio back code is enabled. 0 = Disables automatio activation code.	utomatically XRT86SH328 in remote loopback automati- ne loopback code activation code specified in a Code Activation Register if Receive activa- enabled (Register address:0xN126). I cancel the remote loopback upon detecting activation code specified in the Receive Loop- on register if the Receive deactivation loop- (Register address:0xN127) c remote loopback upon detecting the receive c remote loopback upon detecting the receive



### TABLE 31: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 1 (RLACR1) HEX ADDRESS: 0xN12B

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBAC[6:0]	R/W	1010101	Receive activation loopback code These seven bits determine the receive loopback activation code. The MSB of the receive activation loopback code is received first.
0	RXLBACENB	R/W	0	Receive activation loopback code enableThis bit enables the receive loopback activation code detection.Receive loopback activation code is detected by writing theexpected receive activation loopback code in this register andenabling it using this bit.The length and format of the Receive loopback activation code isdetermined by the Loopback Code Control Register (Register0xN124).0 = Disables the receive loopback code activation detection.1 = Enables the receive loopback code activation detection.

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBDC[6:0]	R/W	1010101	Receive deactivation loopback code These seven bits determine the receive loopback deactivation code. The MSB of the receive deactivation loopback code is received first.
0	RXLBDCENB	R/W	0	<b>Receive deactivation loopback code enable</b> This bit enables the receive loopback deactivation code detection. Receive loopback deactivation code is detected by writing the expected receive deactivation loopback code in this register and enabling it using this bit.
				The length and format of the Receive loopback deactivation code is determined by the Loopback Code Control Register (Register 0xN124). 0 = Disables the receive loopback code deactivation detection. 1 = Enables the receive loopback code deactivation detection.



### TABLE 33: LOOPBACK CODE CONTROL REGISTER - CODE 2 (LCCR2)

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
7-6	RXLBCALEN[1:0]	R/W	00	This bit determines th	<b>Code Activation Length</b> he receive loopback code activation length. Is supported by the XRT86SH328 as presented
				RXLBCALEN[1:0]	RECEIVE LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit receive loopback code activa- tion Sequence
				01	Selects 5-bit receive loopback code activa- tion Sequence
				10	Selects 6-bit receive loopback code activa- tion Sequence
				11	Selects 7-bit receive loopback code activa- tion Sequence
5-4	RXLBCDLEN[1:0]	R/W	00	This bit determines th	Code Deactivation Length he receive loopback code deactivation length. s supported by the XRT86SH328 as presented
				RXLBCDLEN[1:0]	RECEIVE LOOPBACK CODE DEACTIVATION LENGTH
				00	Selects 4-bit receive loopback code deactivation Sequence
				01	Selects 5-bit receive loopback code deacti- vation Sequence
				10	Selects 6-bit receive loopback code deactivation Sequence
				11	Selects 7-bit receive loopback code deacti- vation Sequence

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

TABLE 33: LOOPBACK CODE CONTROL REGISTER - CODE 2 (LCCR2)

Віт	FUNCTION	Түре	DEFAULT	[	DESCRIPTION-OPERATION
3-2	TXLBCLEN[1:0]	R/W	00 <b>Transmit Loopback Code Length</b> This bit determines transmit loopback code length. There ar lengths supported by the XRT86SH328 as presented in the below		
				TXLBCLEN[1:0]	TRANSMIT LOOPBACK CODE ACTIVATION LENGTH
				00	Selects 4-bit transmit loopback code Sequence
				01	Selects 5-bit transmit loopback code Sequence
				10	Selects 6-bit transmit loopback code Sequence
				11	Selects 7-bit transmit loopback code Sequence
1	FRAMED	R/W	0	in the transmit path. 0 = Selects an "Unfran	ode ramed or unframed loopback code generation ned" loopback code for transmission. loopback code for transmission.
0	AUTOENB	R/W	0	cally upon detecting th the Receive Loopback tion loopback code is e The XRT86SH328 will the loopback code dea back Code Deactivatio back code is enabled. 0 = Disables automatic activation code.	utomatically XRT86SH328 in remote loopback automati- ie loopback code activation code specified in Code Activation Register if Receive activa- enabled (Register address:0xN126). cancel the remote loopback upon detecting activation code specified in the Receive Loop- on register if the Receive deactivation loop- (Register address:0xN127) c remote loopback upon detecting the receive e remote loopback upon detecting the receive





### TABLE 34: RECEIVE LOOPBACK ACTIVATION CODE REGISTER - CODE 2 (RLACR2) Hex Address: 0xN12E

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBAC[6:0]	R/W	1010101	Receive activation loopback code These seven bits determine the receive loopback activation code. The MSB of the receive activation loopback code is received first.
0	RXLBACENB	R/W	0	<ul> <li>Receive activation loopback code enable</li> <li>This bit enables the receive loopback activation code detection.</li> <li>Receive loopback activation code is detected by writing the expected receive activation loopback code in this register and enabling it using this bit.</li> <li>The length and format of the Receive loopback activation code is determined by the Loopback Code Control Register (Register 0xN124).</li> <li>0 = Disables the receive loopback code activation detection.</li> <li>1 = Enables the receive loopback code activation detection.</li> </ul>

TABLE 35: RECEIVE LOOPBACK DEACTIVATION CODE REGISTER - CODE 2 (RLDCR2)	HEX ADDRESS: 0xN12E
TABLE OC. RECEIVE ECCI DAGR DEACHVATION CODE RECIDIER CODE E (REDORE)	

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	RXLBDC[6:0]	R/W	1010101	<b>Receive deactivation loopback code</b> These seven bits determine the receive loopback deactivation code. The MSB of the receive deactivation loopback code is received first.
0	RXLBDCENB	R/W	0	<ul> <li>Receive deactivation loopback code enable</li> <li>This bit enables the receive loopback deactivation code detection.</li> <li>Receive loopback deactivation code is detected by writing the expected receive deactivation loopback code in this register and enabling it using this bit.</li> <li>The length and format of the Receive loopback deactivation code is determined by the Loopback Code Control Register (Register 0xN124).</li> <li>0 = Disables the receive loopback code deactivation detection.</li> <li>1 = Enables the receive loopback code deactivation detection.</li> </ul>



### TABLE 36: TRANSMIT SPRM CONTROL REGISTER (TSPRMCR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	FC_Bit	R/W	0	<b>NPRM FC Bit</b> This bit is used to set the value of the FC bit field within the NPRM report.
6	PA_Bit	R/W	0	<b>NPRM PA Bit</b> This bit is used to set the value of the PA bit field within the NPRM report.
5	U1_BIT	R/W	0	<b>SPRM U1 Bit</b> This bit provides the contents of the U1 bit within the SPRM report.
4	U2_BIT	R/W	0	<b>SPRM U2 Bit</b> This bit provides the contents of the U2 bit within the SPRM report.
3-0	R_BIT	R/W	0000	<b>SPRM R Bit</b> This bit provides the contents of the R bit within the SPRM report.



### TABLE 37: BERT CONTROL REGISTER (BCR)

HEX ADDRESS: 0xN163

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	Reserved	R/W	0	Reserved
3-0	BERT[3:0]	R/W	0000	BERT Pattern Select 0000 =PRBS X20 + X3 + 1 0011 = QRSS X20 + X17 + 1 0100 = All Ones 0101 = All Zeros 0110 = Reserved 0111 = 1 in 8 (Framed Only) 1000 = Reserved 1001 = Reserved 0thers = Invalid

### **BERT Pattern Definition**

1 in 8 Framed

0000 0010 ...

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



### TABLE 38: TRANSMIT CHANNEL CONTROL REGISTER 0-31 (TCCR 0-31)

HEX ADDRESS: 0xN300 TO 0xN31F

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-6	Reserved	-	-	Reserved (For T1 mode only)
5-4	TxZERO[1:0]	R/W	00	<ul> <li>Selects Type of Zero Suppression</li> <li>00 = No zero code suppression is used.</li> <li>01 = AT&amp;T bit 7 stuffing is used.</li> <li>10 = GTE zero code suppression is used. If GTE zero code suppression is used, bit 8 is stuffed in non-signaling frame. Otherwise, bit 7 is stuffed in signaling frame if signaling bit is zero.</li> <li>11 = DDS zero code suppression is used. The value 0x98 replaces the input data.</li> </ul>



REV. 1.0.1

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

 TABLE 38: TRANSMIT CHANNEL CONTROL REGISTER 0-31 (TCCR 0-31)

HEX ADDRESS: 0xN300 TO 0xN31F

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION				
3-0	TxCond(3:0)	R/W	0000	These bits allow internally genera- terminal equipm different condition <b>Note:</b> Registe	nel Conditioning for Timeslot 0 to 31 of the user to substitute the input PCM data (Octets 0-31) with ated Conditioning Codes prior to transmission to the remote ment on a per-channel basis. The table below presents the poining codes based on the setting of these bits. er address 0xN300 represents time slot 0, and address F represents time slot 31.				
				TxCond[1:0]	CONDITIONING CODES				
				0x0 / 0xE	Contents of timeslot octet are unchanged.				
				0x1	All 8 bits of the selected timeslot octet are inverted (1's complement) OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF				
				0x2	Even bits of the selected timeslot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA				
				0x3	Odd bits of the selected time slot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0x55				
				0x4	Contents of the selected timeslot octet will be substituted with the 8 -bit value in the Transmit Programmable User Code Register (0xN320-0xN337),				
				0x5	Contents of the timeslot octet will be substituted with the value 0x7F (BUSY Code)				
				0x6	Contents of the timeslot octet will be substituted with the value 0xFF (VACANT Code)				
				0x7	Contents of the timeslot octet will be substituted with the BUSY time slot code (111#_####), where ##### is the Timeslot number				
				0x8	Contents of the timeslot octet will be substituted with the MOOF code (0x1A)				
				0x9	Contents of the timeslot octet will be substituted with the A-Law Digital Milliwatt pattern				
				0xA	Contents of the timeslot octet will be substituted with the $\mu$ -Law Digital Milliwatt pattern				
				0xB	The MSB (bit 1) of input data is inverted				
				0xC	All input data except MSB is inverted				
				0xD	Contents of the timeslot octet will be substituted with the BERT pattern (if enabled).				
				0xF	D/E time slot - The TxSIGDL[2:0] bits in the Transmit Sig- naling and Data Link Select Register (0xN10A) will deter- mine the data source for D/E time slots.				



HEX ADDRESS: 0xN320 TO

# TABLE 39: TRANSMIT USER CODE REGISTER 0 - 31 (TUCR 0-31)0xN33F

 
 BIT
 FUNCTION
 TYPE
 DEFAULT
 DESCRIPTION-OPERATION

 7-0
 TUCR[7:0]
 R/W
 b00010111
 Transmit Programmable User code. These eight bits allow users to program any code in this register to replace the input PCM data when the Transmit Channel Control Register (TCCR) is configured to replace timeslot octet with programmable user code. (i.e. if TCCR is set to '0x4') The default value of this register is an IDLE Code (b00010111).



### TABLE 40: TRANSMIT SIGNALING CONTROL REGISTER 0-23 (TSCR 0-23) HEX ADDRESS: 0xN340 to 0xN357

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	A (x)	R/W	See Note	<ul> <li>Transmit Signaling bit A</li> <li>This bit allows user to provide signaling Bit A (Octets 0-23) if</li> <li>Robbed-bit signaling is enabled (Rob_Enb bit of this register set to</li> <li>1) and if signalling data is inserted from TSCR (TxSIGSRC[1:0] =</li> <li>01 in this register).</li> <li>Note: Register 0xN340 represents signaling data for Time Slot 0, and 0xN357 represents signaling data for Time Slot 23.</li> </ul>
6	В (у)	R/W	See Note	<ul> <li>Transmit Signaling bit B</li> <li>This bit allows user to provide signaling Bit B (Octets 0-23) if</li> <li>Robbed-bit signaling is enabled (Rob_Enb bit of this register set to 1) and if signalling data is inserted from TSCR (TxSIGSRC[1:0] = 01 in this register).</li> <li>Note: Register 0xN340 represents signaling data for Time Slot 0, and 0xN357 represents signaling data for Time Slot 23.</li> </ul>
5	C (x)	R/W	See Note	<ul> <li>Transmit Signaling bit C</li> <li>This bit allows user to provide signaling Bit C (Octets 0-23) if Robbed-bit signaling is enabled (Rob_Enb bit of this register set to 1) and if signalling data is inserted from TSCR (TxSIGSRC[1:0] = 01 in this register).</li> <li>Note: Register 0xN340 represents signaling data for Time Slot 0, and 0xN357 represents signaling data for Time Slot 23.</li> </ul>
4	D (x)	R/W	See Note	<ul> <li>Transmit Signaling bit D</li> <li>This bit allows user to provide signaling Bit D (Octets 0-23) if</li> <li>Robbed-bit signaling is enabled (Rob_Enb bit of this register set to 1) and if signalling data is inserted from TSCR (TxSIGSRC[1:0] = 01 in this register).</li> <li>Note: Register 0xN340 represents signaling data for Time Slot 0, and 0xN357 represents signaling data for Time Slot 23.</li> </ul>
3	Reserved	-	See Note	Reserved
2	Rob_Enb	R/W	See Note	<ul> <li>Robbed-bit signaling enable</li> <li>This bit enables or disables Robbed-bit signaling transmission. If robbed-bit signaling is enabled, signaling data is conveyed in the 8th position of each signaling channel by replacing the original LSB of the voice channel with signaling data.</li> <li>0 = Disables Robbed-bit signaling.</li> <li>1 = Enables Robbed-bit signaling.</li> </ul>





### TABLE 40: TRANSMIT SIGNALING CONTROL REGISTER 0-23 (TSCR 0-23) HEX ADDRESS: 0xN340 to 0xN357

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
1	TxSIGSRC[1]	R/W	See Note	Channel signaling	
0	TxSIGSRC[0]	R/W	See Note	These bits determine the source for signaling information, see table below.	
				TxSIGSRC[1:0]	SIGNALING SOURCE SELECTED
				00/11	Signaling data is inserted from input PCM data
				01	Signaling data is inserted from this register (TSCRs).
				10	Reserved

**Note:** The default value for register address 0xN340 = 0x01, 0xN341-0xN34F = 0xD0, 0xN350 = 0xB3, 0xN351-0xN35F = 0xD0



### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



HEX ADDRESS: 0xN360 TO 0xN37F

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-6	Reserved	-	-	Reserved
5-4	RxZERO[1:0]	R/W	00	Selects Type of Zero Suppression
				00 = No zero code suppression is used.
				01 = AT&T bit 7 stuffing is used.
				10 = GTE zero code suppression is used. If GTE zero code suppression is used, bit 8 is stuffed in non-signaling frame. Otherwise, bit 7 is stuffed in signaling frame if signaling bit is zero.
				11 = DDS zero code suppression is used. The value 0x98 replaces the input data.



REV. 1.0.1



REV. 1.0.1

# VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

### TABLE 41: RECEIVE CHANNEL CONTROL REGISTER X (RCCR 0-31)

HEX ADDRESS: 0xN360 TO 0xN37F

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION					
3-0	RxCOND[3:0]	R/W	0000	These bits allow internally gene plane interface ent conditioning <b>NOTE:</b> Regis	nel Conditioning for Timeslot 0 to 31 w the user to substitute the input line data (Octets 0-31) with rated Conditioning Codes prior to transmission to the back- on a per-channel basis. The table below presents the differ- g codes based on the setting of these bits. <i>ter address 0xN300 represents time slot 0, and address</i> <i>F represents time slot 31.</i>				
				RxCond[1:0]	CONDITIONING CODES				
				0x0 / 0xE	Contents of timeslot octet are unchanged.				
				0x1	All 8 bits of the selected timeslot octet are inverted (1's complement) OUTPUT = (TIME_SLOT_OCTET) XOR 0xFF				
				0x2	Even bits of the selected timeslot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0xAA				
				0x3	Odd bits of the selected time slot octet are inverted OUTPUT = (TIME_SLOT_OCTET) XOR 0x55				
				0x4	Contents of the selected timeslot octet will be substituted with the 8 -bit value in the Receive Programmable User Code Register (0xN380-0xN397),				
				0x5	Contents of the timeslot octet will be substituted with the value 0x7F (BUSY Code)				
				0x6	Contents of the timeslot octet will be substituted with the value 0xFF (VACANT Code)				
				0x7	Contents of the timeslot octet will be substituted with the BUSY time slot code (111#_####), where ###### is the Timeslot number				
				0x8	Contents of the timeslot octet will be substituted with the MOOF code (0x1A)				
				0x9	Contents of the timeslot octet will be substituted with the A-Law Digital Milliwatt pattern				
				0xA	Contents of the timeslot octet will be substituted with the $\mu\text{-Law}$ Digital Milliwatt pattern				
				0xB	The MSB (bit 1) of input data is inverted				
				0xC	All input data except MSB is inverted				
				0xD	Contents of the timeslot octet will be substituted with the BERT pattern (if enabled).				
				0xF	D/E time slot - The RxSIGDL[2:0] bits in the Transmit Sig- naling and Data Link Select Register (0xN10C) will deter- mine the data source for Receive D/E time slots.				

# VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION TABLE 42: RECEIVE USER CODE REGISTER 0-31 (RUCR 0-31)

HEX ADDRESS: 0xN380 TO 0xN39F

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	RxUSER[7:0]	R/W		<b>Receive Programmable User code.</b> These eight bits allow users to program any code in this register to replace the received data when the Receive Channel Control Register (RCCR) is configured to replace timeslot octet with the receive programmable user code. (i.e. if RCCR is set to '0x4')





# TABLE 43: RECEIVE SIGNALING CONTROL REGISTER 0-31 (RSCR 0-31) 0xN3BF

HEX ADDRESS: 0xN3A0 TO

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION
7	Reserved	R/W	0	Reserved	
6	SIGC_ENB	R/W	0	side on a per ch received signalin ues in the Recei Signaling substit Receive Signalin 0xN51F) will not 0 = Disables sig	or disables signaling substitution on the receive annel basis. Once signaling substitution is enabled, ng bits ABCD will be substituted with the ABCD val- ive Substitution Signaling Register (RSSR). tution only occurs in the output PCM data. The ng Array Register (RSAR - Address 0xN500-
5	Reserved	R/W	0	Reserved	
4	DEB_ENB	R/W	0	channel basis. When this feature be in the same supdates signaling ter (RSAR). If the not the same, the When this feature receive signaling 0 = Disables the	bounce enable or disables the signaling debounce feature on a per re is enabled, the per-channel signaling state must state for 2 superframes before the Receive Framer ig information on the Receive Signaling Array Regis- e signaling bits for two consecutive superframes are the current state of RSAR will not change. re is disabled, RSAR will be updated as soon as the g bits have changed. e Signaling Debounce feature. Signaling Debounce feature.
3	RxSIGC[1]	R/W	0	Signaling cond	-
2	RxSIGC[0]	R/W	0	a per-channel ba	user to select the format of signaling substitution on asis, as presented in the table below.
				RxSIGC[1:0]	SIGNALING SUBSTITUTION SCHEMES
				00 01 10 11	Substitutes all signaling bits with one.Enables 16-code (A,B,C,D) signaling substitution.Users must write to bits 3-0 in the Receive Signaling Substitution Register (RSSR) to provide the 16-code (A,B,C,D) signaling substitution values.Enables 4-code (A,B,C,D) signaling substitution.Users must write to bits 4-5 in the Receive Signaling Substitution Register (RSSR) to provide the 4-code (A,B) signaling substitution values.Enables 2-code (A) signaling substitution.Users must write to bit 6 in the Receive Signaling Substitution Register (RSSR) to provide the 2-code (A) signaling substitution.

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



# TABLE 43: RECEIVE SIGNALING CONTROL REGISTER 0-31 (RSCR 0-31)

γΔг 0.41240 HE

0xN3BF

Віт	FUNCTION	Түре	DEFAULT		DESCRIPTION-OPERATION									
1	RxSIGE[1]	R/W	0	Receive Signalin	g Extraction.									
0	RxSIGE[0]	R/W	0	O These bits control per-channel signaling extraction as presented in the table below. Signaling information can be extracted to the Receive Signaling Array Register (RSAR) if the Receive SIgnaling Interface is enabled										
				RxSIGE[1:0]	SIGNALING EXTRACTION SCHEMES									
				01 Enables 16-co extraction.	No signaling information is extracted.									
					Enables 16-code (A,B,C,D) signaling extraction. All signaling bits A,B,C,D will be extracted.									
													10	Enables 4-code (A,B) signaling extraction Only signaling bits A,B will be extracted.
					Enables 2-code (A) signaling extraction Only signaling bit A will be extracted.									

### TABLE 44: RECEIVE SUBSTITUTION SIGNALING REGISTER 0-23 (RSSR 0-23) HEX ADDRESS: 0xN3C0 TO 0xN3D7

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	Reserved	-	-	Reserved
3	SIG16-A, 4-A, 2-A	R/W	0	<b>16-code/4-code/2-code Signaling Bit A</b> This bit provides the value of signaling bit A to substitute the receive signaling bit A on a per channel basis when 16-code or 4-code or 2- code signaling substitution is enabled.
2	SIG16-B, 4-B, 2-A	R/W	0	<b>16-code/4-code Signaling Bit B</b> This bit provides the value of signaling bit B to substitute the receive signaling bit B on a per channel basis when 16-code or 4-code sig- naling substitution is enabled.
1	SIG16-C, 4-A, 2-A	R/W	0	<b>16-code Signaling Bit C</b> This bit provides the value of signaling bit C to substitute the receive signaling bit C on a per channel basis when 16-code signaling sub- stitution is enabled.
0	SIG16-D, 4-B, 2-A	R/W	0	<b>16-code Signaling Bit D</b> This bit provides the value of signaling bit D to substitute the receive signaling bit D on a per channel basis when 16-code signaling sub- stitution is enabled.



### TABLE 45: RECEIVE SIGNALING ARRAY REGISTER 0 TO 23 (RSAR 0-23)

HEX ADDRESS: 0XN500 TO 0XN517

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	Reserved	-	-	Reserved
3	А	RO	0	0       These READ ONLY registers reflect the most recently received signaling value (A,B,C,D) associated with timeslot 0 to 23. If signaling debounce feature is enabled, the received signaling state must be the same for 2 superframes before this register is updated. If the signaling bits for two consecutive superframes are not the same, the same, the same for the signaling bits for two consecutive superframes are not the same, the same for the same, the same for the
2	В	RO	0	
1	С	RO	0	
0	D	RO	0	current value of this register will not be changed.
				When Bit 7 within register 0xN107 is set to '1', signaling bits in this register are updated on superframe boundary
				If the signaling debounce feature is disabled or if Bit 7 within register 0xN107 is set to '0', this register is updated as soon as the received signaling bits have changed.
				<b>Note:</b> The content of this register only has meaning when robbed- bit signaling is enabled.



#### TABLE 46: LAPD BUFFER 0 CONTROL REGISTER (LAPDBCR0)

#### HEX ADDRESS: 0xN600

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	LAPD Buffer 0	R/W	0	<ul> <li>LAPD Buffer 0 (65-Bytes) Auto Incrementing</li> <li>This register is used to transmit and receive LAPD messages within buffer 0 of the HDLC controller. Users should determine the next available buffer by reading the BUFAVAL bit (bit 7 of the Transmit Data Link Byte Count Register address 0xN114). If buffer 0 is available, writing to buffer 0 will insert the message into the outgoing LAPD frame after the LAPD message is sent and the data from the transmit buffer cannot be retrieved.</li> <li>After detecting the Receive end of transfer interrupt (RxEOT), users should read the RBUFPTR bit (bit 7 of the Receive Data Link Byte Count Register address 0xN115) to determine which buffer contains the received LAPD message ready to be read. If RBUFPTR bit indicates that buffer 0 is available to be read, reading buffer 0 (Register 0xN600) continuously will retrieve the entire received LAPD message.</li> <li>NOTE: When writing to or reading from Buffer 0, the register is automatically incremented such that the entire 65 Byte LAPD message can be written into or read from buffer 0 (Register 0xN600) continuously.</li> </ul>

### TABLE 47: LAPD BUFFER 1 CONTROL REGISTER (LAPDBCR1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-0	LAPD Buffer 1	R/W	0	LAPD Buffer 1 (65-Bytes) Auto Incrementing This register is used to transmit and receive LAPD messages within buffer 1 of the HDLC controller. Users should determine the next available buffer by reading the BUFAVAL bit (bit 7 of the Transmit Data Link Byte Count Register address 0xN114). If buffer 1 is avail- able, writing to buffer 1 will insert the message into the outgoing LAPD frame after the LAPD message is sent and the data from the transmit buffer 1 cannot be retrieved. After detecting the Receive end of transfer interrupt (RxEOT), users should read the RBUFPTR bit (bit 7 of the Receive Data Link Byte Count Register address 0xN115) to determine which buffer contains the received LAPD message ready to be read. If RBUFPTR bit indi- cates that buffer 1 is available to be read, reading buffer 1 (Register 0xN700) continuously will retrieve the entire received LAPD mes- sage.
				<b>Note:</b> When writing to or reading from Buffer 0, the register is automatically incremented such that the entire 65 Byte LAPD message can be written into or read from buffer 0 (Register 0xN600) continuously.



### TABLE 48: PMON RECEIVE LINE CODE VIOLATION COUNTER MSB (RLCVCU)

HEX ADDRESS: 0xN900

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RLCVC[15]	RUR	0	Performance Monitor "Receive Line Code Violation" 16-Bit
6	RLCVC[14]	RUR	0	Counter - Upper Byte: These RESET-upon-READ bits, along with that within the PMON
5	RLCVC[13]	RUR	0	<ul> <li>Receive Line Code Violation Counter Register LSB combine to reflect the cumulative number of instances that Line Code Violation has been detected by the Receive T1 Framer block since the last read of this register.</li> <li>This register contains the Most Significant byte of this 16-bit of the Line Code Violation counter.</li> <li>Note: For all 16-bit wide PMON registers, user must read the MS counter first before reading the LSB counter in order to reading the LSB counter</li></ul>
4	RLCVC[12]	RUR	0	
3	RLCVC[11]	RUR	0	
2	RLCVC[10]	RUR	0	
1	RLCVC[9]	RUR	0	
0	RLCVC[8]	RUR	0	the accurate PMON counts and to clear the PMON count.

TABLE 49: PMON RECEIVE LINE CODE VIOLATION COUNTER LSB (RLCV	CL)
--	-----

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RLCVC[7]	RUR	0	Performance Monitor "Receive Line Code Violation" 16-Bit
6	RLCVC[6]	RUR	0	Counter - Lower Byte: These RESET-upon-READ bits, along with that within the PMON
5	RLCVC[5]	RUR	0	Receive Line Code Violation Counter Register MSB combine to reflect the cumulative number of instances that Line Code Violation
4	RLCVC[4]	RUR	0	has been detected by the Receive T1 Framer block since the last read of this register.
3	RLCVC[3]	RUR	0	This register contains the Least Significant byte of this 16-bit of the
2	RLCVC[2]	RUR	0	Line Code Violation counter.
1	RLCVC[1]	RUR	0	<b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read
0	RLCVC[0]	RUR	0	the accurate PMON counts and to clear the PMON count.



# TABLE 50: PMON RECEIVE FRAMING ALIGNMENT BIT ERROR COUNTER MSB (RFAECU) HEX ADDRESS: 0xN902

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RFAEC[15]	RUR	0	Performance Monitor "Receive Framing Alignment Error 16-Bit Counter" - Upper Byte:
6	RFAEC[14]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	RFAEC[13]	RUR	0	Receive Framing Alignment Error Counter Register LSB" combine to reflect the cumulative number of instances that the Receive
4	RFAEC[12]	RUR	0	Framing Alignment errors has been detected by the Receive T1
3	RFAEC[11]	RUR	0	Framer block since the last read of this register. This register contains the Most Significant byte of this 16-bit of the
2	RFAEC[10]	RUR	0	Receive Framing Alignment Error counter.
1	RFAEC[9]	RUR	0	<b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read
0	RFAEC[8]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

#### TABLE 51: PMON RECEIVE FRAMING ALIGNMENT BIT ERROR COUNTER LSB (RFAECL) HEX ADDRESS: 0xN903

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RFAEC[7]	RUR	0	Performance Monitor "Receive Framing Alignment Error 16-Bit Counter" - Lower Byte:
6	RFAEC[6]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	RFAEC[5]	RUR	0	Receive Framing Alignment Error Counter Register MSB" combine to reflect the cumulative number of instances that the Receive
4	RFAEC[4]	RUR	0	Framing Alignment errors has been detected by the Receive T1
3	RFAEC[3]	RUR	0	<ul> <li>Framer block since the last read of this register.</li> <li>This register contains the Least Significant byte of this 16-bit of the</li> </ul>
2	RFAEC[2]	RUR	0	Receive Framing Alignment Error counter.
1	RFAEC[1]	RUR	0	<b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read
0	RFAEC[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.



#### TABLE 52: PMON RECEIVE SEVERELY ERRORED FRAME COUNTER (RSEFC)

HEX ADDRESS: 0xN904

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RSEFC[7]	RUR	0	Performance Monitor - Receive Severely Errored frame Counter (8-bit Counter)
6	RSEFC[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	RSEFC[5]	RUR	0	instances that Receive Severely Errored Frames have been detected by the T1 Framer since the last read of this register.
4	RSEFC[4]	RUR	0	Severely Errored Frame is defined as the occurrence of two consec-
3	RSEFC[3]	RUR	0	utive errored frame alignment signals without causing loss of frame condition.
2	RSEFC[2]	RUR	0	
1	RSEFC[1]	RUR	0	
0	RSEFC[0]	RUR	0	

#### TABLE 53: PMON RECEIVE CRC-4 BIT ERROR COUNTER - MSB (RSBBECU)

#### Hex Address: 0xN905

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RSBBEC[15]	RUR	0	Performance Monitor "Receive Synchronization Bit Error 16-Bit Counter" - Upper Byte:
6	RSBBEC[14]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	RSBBEC[13]	RUR	0	Receive Synchronization Bit Error Counter Register LSB" combine to reflect the cumulative number of instances that the Receive Syn-
4	RSBBEC[12]	RUR	0	<ul> <li>chronization Bit errors has been detected by the Receive T1 Frame</li> <li>block since the last read of this register.</li> <li>This register contains the Most Significant byte of this 16-bit of the</li> </ul>
3	RSBBEC[11]	RUR	0	
2	RSBBEC[10]	RUR	0	Receive Synchronization Bit Error counter.
1	RSBBEC[9]	RUR	0	<b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read
0	RSBBEC[8]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

#### TABLE 54: PMON RECEIVE CRC-4 BLOCK ERROR COUNTER - LSB (RSBBECL) Hex Address: 0xN906

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RSBBEC[7]	RUR	0	Performance Monitor "Receive Synchronization Bit Error 16-Bit Counter" - Lower Byte:
6	RSBBEC[6]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	RSBBEC[5]	RUR	Receive Synchronization Bit Error Counter Register MSB" combin to reflect the cumulative number of instances that the Receive Syn chronization Bit errors has been detected by the Receive T1 Frame black sizes the last read of this register.	
4	RSBBEC[4]	RUR		
3	RSBBEC[3]	RUR	0	<ul> <li>block since the last read of this register.</li> <li>This register contains the Least Significant byte of this 16-bit of the</li> </ul>
2	RSBBEC[2]	RUR	0	Receive Synchronization Bit Error counter.
1	RSBBEC[1]	RUR	0	<b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read
0	RSBBEC[0]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.



#### TABLE 55: PMON RECEIVE FAR-END BLOCK ERROR COUNTER - MSB (RFEBECU) HEX ADDRESS: 0xN907

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RFEBEC[15]	RUR	0	Performance Monitor - Receive Far-End Block Error 16-Bit
6	RFEBEC[14]	RUR	0	Counter - Upper Byte: These RESET-upon-READ bits, along with that within the "PMON
5	RFEBEC[13]	RUR	0	Receive Far-End Block Error Counter Register LSB" combine to reflect the cumulative number of instances that the Receive Far-End
4	RFEBEC[12]	RUR	0	Block errors has been detected by the Receive T1 Framer block
3	RFEBEC[11]	RUR	0	since the last read of this register. This register contains the Most Significant byte of this 16-bit of the
2	RFEBEC[10]	RUR	0	Receive Far-End Block Error counter. <b>Note:</b> The Receive Far-End Block Error Counter will increment
1	RFEBEC[9]	RUR	0	once each time the received E-bit is set to zero. This
0	RFEBEC[8]	RUR	0	counter is disabled during loss of sync at either the FAS o CRC-4 level and it will continue to count if loss of multiframe sync occurs at the CAS level.
				<b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

### TABLE 56: PMON RECEIVE FAR END BLOCK ERROR COUNTER -LSB (RFEBECL) Hex Address: 0xN908

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RFEBEC[7]	RUR	0	Performance Monitor - Receive Far-End Block Error 16-Bit Counter - Lower Byte:
6	RFEBEC[6]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	RFEBEC[5]	RUR	0	Receive Far-End Block Error Counter Register MSB" combine to reflect the cumulative number of instances that the Receive Far-End
4	RFEBEC[4]	RUR	0	Block errors has been detected by the Receive T1 Framer block since the last read of this register. This register contains the Least Significant byte of this 16-bit of the
3	RFEBEC[3]	RUR	0	
2	RFEBEC[2]	RUR	0	Receive Far-End Block Error counter.
1	RFEBEC[1]	RUR	0	<b>Note:</b> The Receive Far-End Block Error Counter will increment once each time the received E-bit is set to zero. This
0	RFEBEC[0]	RUR	0	counter is disabled during loss of sync at either the FAS of CRC-4 level and it will continue to count if loss of multifram sync occurs at the CAS level.
				<b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.



# TABLE 57: PMON RECEIVE SLIP COUNTER (RSC)

#### HEX ADDRESS: 0xN909

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RSC[7]	RUR	0	Performance Monitor - Receive Slip Counter (8-bit Counter)
6	RSC[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of instances that Receive Slip events have been detected by the T1
5	RSC[5]	RUR	0	Framer since the last read of this register.
4	RSC[4]	RUR	0	<b>NOTE:</b> A slip event is defined as a replication or deletion of a T1 frame by the receive slip buffer.
3	RSC[3]	RUR	0	
2	RSC[2]	RUR	0	
1	RSC[1]	RUR	0	
0	RSC[0]	RUR	0	

#### TABLE 58: PMON RECEIVE LOSS OF FRAME COUNTER (RLFC)

### HEX ADDRESS: 0xN90A

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RLFC[7]	RUR	0	Performance Monitor - Receive Loss of Frame Counter (8-bit
6	RLFC[6]	RUR	0	Counter) These Reset-Upon-Read bit fields reflect the cumulative number of
5	RLFC[5]	RUR	0	instances that Receive Loss of Frame condition have been detected by the T1 Framer since the last read of this register.
4	RLFC[4]	RUR	0	NOTE: This counter counts once every time the Loss of Frame
3	RLFC[3]	RUR	0	condition is declared. This counter provides the capability to measure an accumulation of short failure events.
2	RLFC[2]	RUR	0	
1	RLFC[1]	RUR	0	
0	RLFC[0]	RUR	0	

### TABLE 59: PMON RECEIVE CHANGE OF FRAME ALIGNMENT COUNTER (RCFAC)

HEX ADDRESS: 0XN90B

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	RCFAC[7]	RUR	0	Performance Monitor - Receive Change of Frame Alignment Counter (8-bit Counter)
6	RCFAC[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	RCFAC[5]	RUR	0	instances that Receive Change of Framing Alignment have been detected by the T1 Framer since the last read of this register.
4	RCFAC[4]	RUR	0	Note: Change of Framing Alignment (COFA) is declared when the
3	RCFAC[3]	RUR	0	newly-locked framing pattern is different from the one offered by off-line framer.
2	RCFAC[2]	RUR	0	
1	RCFAC[1]	RUR	0	
0	RCFAC[0]	RUR	0	



### TABLE 60: PMON LAPD FRAME CHECK SEQUENCE ERROR COUNTER 1 (LFCSEC1) Hex Address: 0xN90C

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	FCSEC1[7]	RUR	0	Performance Monitor - LAPD Frame Check Sequence Error Counter (8-bit Counter)
6	FCSEC1[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of
5	FCSEC1[5]	RUR	0	instances that Frame Check Sequence Error have been detected by the LAPD Controller since the last read of this register.
4	FCSEC1[4]	RUR	0	
3	FCSEC1[3]	RUR	0	
2	FCSEC1[2]	RUR	0	
1	FCSEC1[1]	RUR	0	
0	FCSEC1[0]	RUR	0	

### TABLE 61: PMON PRBS BIT ERROR COUNTER MSB (PBECU)

### HEX ADDRESS: 0xN90D

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	PRBSE[15]	RUR	0	Performance Monitor - T1 PRBS Bit Error 16-Bit Counter - Upper Byte:
6	PRBSE[14]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	PRBSE[13]	RUR	0	T1 PRBS Bit Error Counter Register LSB" combine to reflect the cumulative number of instances that the ReceiveT1 PRBS Bit errors
4	PRBSE[12]	RUR	0	has been detected by the Receive T1 Framer block since the last read of this register. This register contains the Most Significant byte of this 16-bit of the
3	PRBSE[11]	RUR	0	
2	PRBSE[10]	RUR	0	Receive T1 PRBS Bit Error counter.
1	PRBSE[9]	RUR	0	<b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB counter first before reading the LSB counter in order to read
0	PRBSE[8]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

 TABLE 62: PMON PRBS BIT ERROR COUNTER LSB (PBECL)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	PRBSE[7]	RUR	0	Performance Monitor - T1 PRBS Bit Error 16-Bit Counter - Lower Byte:
6	PRBSE[6]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	PRBSE[5]	RUR	0	T1 PRBS Bit Error Counter Register MSB" combine to reflect the cumulative number of instances that the ReceiveT1 PRBS Bit errors
4	PRBSE[4]	RUR	0	has been detected by the Receive T1 Framer block since the last read of this register.
3	PRBSE[3]	RUR	0	This register contains the Least Significant byte of this 16-bit of th
2	PRBSE[2]	RUR	0	Receive T1 PRBS Bit Error counter. <b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB
1	PRBSE[1]	RUR	0	counter first before reading the LSB counter in order to read
0	PRBSE[0]	RUR	0	the accurate PMON counts. To clear PMON count, must read the MSB counter first before reading the counter in order to clear the PMON count.



### TABLE 63: PMON TRANSMIT SLIP COUNTER (TSC)

HEX ADDRESS: 0xN90F

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxSLIP[7]	RUR	0	Performance Monitor - Transmit Slip Counter (8-bit Counter)
6	TxSLIP[6]	RUR	0	These Reset-Upon-Read bit fields reflect the cumulative number of instances that Transmit Slip events have been detected by the T1
5	TxSLIP[5]	RUR	0	Framer since the last read of this register.
4	TxSLIP[4]	RUR	0	<b>Note:</b> A slip event is defined as a replication or deletion of a T1 frame by the transmit slip buffer.
3	TxSLIP[3]	RUR	0	
2	TxSLIP[2]	RUR	0	
1	TxSLIP[1]	RUR	0	
0	TxSLIP[0]	RUR	0	

#### TABLE 64: PMON EXCESSIVE ZERO VIOLATION COUNTER MSB (EZVCU)

### HEX ADDRESS: 0xN910

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	EZVC[15]	RUR	0	Performance Monitor - T1 Excessive Zero Violation 16-Bit Counter - Upper Byte:
6	EZVC[14]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	EZVC[13]	RUR	0	T1 Excessive Zero Violation Counter Register LSB" combine to reflect the cumulative number of instances that the ReceiveT1
4	EZVC[12]	RUR	0	Excessive Zero Violation has been detected by the Receive T1
3	EZVC[11]	RUR	0	Framer block since the last read of this register. This register contains the Most Significant byte of this 16-bit of the this the Most Significant byte of the this the
2	EZVC[10]	RUR	0	Receive T1 Excessive Zero Violation counter. <b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB
1	EZVC[9]	RUR	0	counter first before reading the LSB counter in order to read
0	EZVC[8]	RUR	0	the accurate PMON counts. To clear PMON count, user must read the MSB counter first before reading the LSB counter in order to clear the PMON count.

TABLE 65: PMON EXCESSIVE ZERO VIOLATION COUNTER LSB (EZVCL)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	EZVC[7]	RUR	0	Performance Monitor - T1 Excessive Zero Violation 16-Bit Counter - Lower Byte:
6	EZVC[6]	RUR	0	These RESET-upon-READ bits, along with that within the "PMON
5	EZVC[5]	RUR	0	T1 Excessive Zero Violation Counter Register MSB" combine to reflect the cumulative number of instances that the ReceiveT1
4	EZVC[4]	RUR	0	Excessive Zero Violation has been detected by the Receive T1 Framer block since the last read of this register.
3	EZVC[3]	RUR	0	This register contains the Least Significant byte of this 16-bit of the
2	EZVC[2]	RUR	0	Receive T1 Excessive Zero Violation counter. <b>Note:</b> For all 16-bit wide PMON registers, user must read the MSB
1	EZVC[1]	RUR	0	counter first before reading the LSB counter in order to read
0	EZVC[0]	RUR	0	the accurate PMON counts. To clear PMON count, must read the MSB counter first before reading the counter in order to clear the PMON count.

# VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



### TABLE 66: BLOCK INTERRUPT STATUS REGISTER (BISR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved			For E1 mode only
6	LBCODE	RO	0	Loopback Code Block Interrupt Status
				This bit indicates whether or not the Loopback Code block has an interrupt request awaiting service.
				0 - Indicates no outstanding Loopback Code Block interrupt request is awaiting service
				1 - Indicates the Loopback Code block has an interrupt request awaiting service. Interrupt Service routine should branch to the inter- rupt source and read the Loopback Code Interrupt Status register to clear the interrupt
				<b>Note:</b> This bit will be reset to 0 after the microprocessor has performed a read to the Loopback Code Interrupt Status Register.
5	Reserved	RO	0	Reserved
4	ONESEC	RO	0	One Second Interrupt Status
				This bit indicates whether or not the framer has experienced a One Second interrupt since the last read of this register.
				0 = Indicates One Second interrupt has not occurred since the last read of this register
				1 = Indicates One Second interrupt has occurred since the last read of this register
3	HDLC	RO	0	HDLC Block Interrupt Status
				This bit indicates whether or not the HDLC block has any interrupt request awaiting service.
				0 = Indicates no outstanding HDLC block interrupt request is await- ing service
				1 = Indicates HDLC Block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the corresponding Data Llnk Status Registers to clear the inter- rupt.
				NOTE: This bit will be reset to 0 after the microprocessor has
				performed a read to the corresponding Data Link Status Registers that generated the interrupt.
2	SLIP	RO	0	Slip Buffer Block Interrupt Status
				This bit indicates whether or not the Slip Buffer block has any out- standing interrupt request awaiting service.
				0 = Indicates no outstanding Slip Buffer Block interrupt request is awaiting service
				1 = Indicates Slip Buffer block has an interrupt request awaiting service. Interrupt Service routine should branch to the interrupt source and read the Slip Buffer Interrupt Status register (address 0xNB08) to clear the interrupt
				<b>Note:</b> This bit will be reset to 0 after the microprocessor has performed a read to the Slip Buffer Interrupt Status Register.



### TABLE 66: BLOCK INTERRUPT STATUS REGISTER (BISR)

HEX ADDRESS: 0xNB00

**XRT86SH328** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	ALARM	RO	0	<ul> <li>Alarm &amp; Error Block Interrupt Status</li> <li>This bit indicates whether or not the Alarm &amp; Error Block has any outstanding interrupt request awaiting service.</li> <li>0 = Indicates no outstanding interrupt request is awaiting service</li> <li>1 = Indicates the Alarm &amp; Error Block has an interrupt request awaiting service. Interrupt service routine should branch to the interrupt source and read the corresponding alarm and error status registers to clear the interrupt.</li> <li>Note: This bit will be reset to 0 after the microprocessor has performed a read to the corresponding Alarm &amp; Error Interrupt Status register that generated the interrupt.</li> </ul>
0	T1 FRAME	RO	0	<ul> <li>T1 Framer Block Interrupt Status</li> <li>This bit indicates whether or not the T1 Framer block has any outstanding interrupt request awaiting service.</li> <li>0 = Indicates no outstanding interrupt request is awaiting service.</li> <li>1 = Indicates the T1 Framer Block has an interrupt request awaiting service. Interrupt service routine should branch to the interrupt source and read the T1 Framer status register (address 0xNB04) to clear the interrupt</li> <li>Note: This bit will be reset to 0 after the microprocessor has performed a read to the T1 Framer Interrupt Status register.</li> </ul>

### TABLE 67: BLOCK INTERRUPT ENABLE REGISTER (BIER)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved			For E1 mode only
6	LBCODE_ENB	R/W	0	Loopback Code Block interrupt enable
				This bit permits the user to either enable or disable the Loopback Code Interrupt Block for interrupt generation.
				Writing a "0" to this register bit will disable the Loopback Code Block for interrupt generation, all Loopback Code interrupts will be disabled for interrupt generation.
				If the user writes a "1" to this register bit, the Loopback Code Inter- rupts at the "Block Level" will be enabled. However, the individual Loopback Code interrupts at the "Source Level" still need to be enabled to in order to generate that particular interrupt to the inter- rupt pin.
				0 - Disables all Loopback Code Interrupt Block interrupt within the device.
				1 - Enables the Loopback Code interrupt at the "Block-Level".
5	Reserved	R/W	0	Reserved
4	ONESEC_ENB	R/W	0	One Second Interrupt Enable
				This bit permits the user to either enable or disable the One Second Interrupt for interrupt generation.
				0 - Disables the One Second Interrupt within the device.
				1 - Enables the One Second interrupt at the "Source-Level".

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

### TABLE 67: BLOCK INTERRUPT ENABLE REGISTER (BIER)

#### HEX ADDRESS: 0xNB01

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
3	HDLC_ENB	R/W	0	<ul> <li>HDLC Block Interrupt Enable</li> <li>This bit permits the user to either enable or disable the HDLC Block for interrupt generation.</li> <li>Writing a "0" to this register bit will disable the HDLC Block for interrupt generation, all HDLC interrupts will be disabled for interrupt generation.</li> <li>If the user writes a "1" to this register bit, the HDLC Block interrupt at the "Block Level" will be enabled. However, the individual HDLC interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin.</li> <li>0 - Disables all SA6 Block interrupt at the "Block-Level".</li> </ul>
2	SLIP_ENB	R/W	0	<ul> <li>Slip Buffer Block Interrupt Enable</li> <li>This bit permits the user to either enable or disable the Slip Buffer Block for interrupt generation.</li> <li>Writing a "0" to this register bit will disable the Slip Buffer Block for interrupt generation, then all Slip Buffer interrupts will be disabled for interrupt generation.</li> <li>If the user writes a "1" to this register bit, the Slip Buffer Block interrupt at the "Block Level" will be enabled. However, the individual Slip Buffer interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin.</li> <li>0 - Disables all Slip Buffer Block interrupt at the "Block Level".</li> </ul>
1	ALARM_ENB	R/W	0	<ul> <li>Alarm &amp; Error Block Interrupt Enable</li> <li>This bit permits the user to either enable or disable the Alarm &amp; Error Block for interrupt generation.</li> <li>Writing a "0" to this register bit will disable the Alarm &amp; Error Block for interrupt generation, then all Alarm &amp; Error interrupts will be disabled for interrupt generation.</li> <li>If the user writes a "1" to this register bit, the Alarm &amp; Error Block interrupt at the "Block Level" will be enabled. However, the individual Alarm &amp; Error interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin.</li> <li>0 - Disables all Alarm &amp; Error Block interrupt at the "Block-Level".</li> </ul>
0	T1FRAME_ENB	R/W	0	<ul> <li>T1 Framer Block Enable</li> <li>This bit permits the user to either enable or disable the T1 Framer Block for interrupt generation.</li> <li>Writing a "0" to this register bit will disable the T1 Framer Block for interrupt generation, then all T1 Framer interrupts will be disabled for interrupt generation.</li> <li>If the user writes a "1" to this register bit, the T1 Framer Block interrupt at the "Block Level" will be enabled. However, the individual T1 Framer interrupts at the "Source Level" still need to be enabled in order to generate that particular interrupt to the interrupt pin.</li> <li>0 - Disables all T1 Framer Block interrupt at the "Block-Level".</li> </ul>



......

EX REV. 1.0.1

### **XRT86SH328** VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

### TABLE 68: ALARM & ERROR INTERRUPT STATUS REGISTER (AEISR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Rx LOF State	RO	0	<ul> <li>Receive Loss of Frame State</li> <li>This READ-ONLY bit indicates whether or not the Receive T1 Framer block is currently declaring the "Loss of Frame" condition within the incoming T1 data-stream, as described below.</li> <li>Loss of Frame is declared when "TOLR" out of "RANG" errors in the framing bit pattern is detected. (Register 0xN10B)</li> <li>0 – The Receive T1 Framer block is NOT currently declaring the "Loss of Frame" condition.</li> <li>1 – The Receive T1 Framer block is currently declaring the "Loss of Frame" condition.</li> </ul>
6	RxAIS State	RO	0	<ul> <li>Receive Alarm Indication Status Defect State</li> <li>This READ-ONLY bit indicates whether or not the Receive T1 Framer block is currently declaring the AIS defect condition within the incoming T1 data-stream, as described below.</li> <li>AIS defect is declared when AIS condition persists for 42 milliseconds. AIS defect is cleared when AIS condition is absent for 42 milliseconds.</li> <li>0 – The Receive T1 Framer block is NOT currently declaring the AIS defect condition.</li> <li>1 – The Receive T1 Framer block is currently declaring the AIS defect condition.</li> </ul>
5	RxYEL_State	RO	0	<ul> <li>Receive Yellow Alarm State</li> <li>This READ-ONLY bit indicates whether or not the Receive T1 Framer block is currently declaring the Yellow Alarm condition within the incoming T1 data-stream, as described below.</li> <li>Yellow alarm or Remote Alarm Indication (RAI) is declared when RAI condition persists for 900 milliseconds. Yellow alarm or RAI is cleared immediately when RAI condition is absent even if the T1 Framer is receiving T1 Idle or RAI-CI signatures in ESF mode.</li> <li>0 – The Receive T1 Framer block is NOT currently declaring the Yellow Alarm condition.</li> <li>1 – The Receive T1 Framer block is currently declaring the Yellow Alarm condition.</li> </ul>
4	LOS_State	RO	0	Framer Receive Loss of Signal (LOS) State This READ-ONLY bit indicates whether or not the Receive T1 framer is cur- rently declaring the Loss of Signal (LOS) condition within the incoming T1 data-stream, as described below LOS defect is declared when LOS condition persists for 175 consecutive bits. LOS defect is cleared when LOS condition is absent or when the received signal reaches a 12.5% ones density for 175 consecutive bits. 0 = The Receive T1 Framer block is NOT currently declaring the Loss of Signal (LOS) condition. 1 = The Receive T1 Framer block is currently declaring the Loss of Signal (LOS) condition.

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

### TABLE 68: ALARM & ERROR INTERRUPT STATUS REGISTER (AEISR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
3	LCV Int Status	RUR/ WC	0	Line Code Violation Interrupt Status. This Reset-Upon-Read bit field indicates whether or not the Receive T1 LIU block has detected a Line Code Violation interrupt since the last read of this register. 0 = Indicates no Line Code Violation have occurred since the last read of this register. 1 = Indicates one or more Line Code Violation interrupt has occurred since the last read of this register.
2	Rx LOF State Change	RUR/ WC	0	<ul> <li>Change in Receive Loss of Frame Condition Interrupt Status.</li> <li>This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loss of Frame Condition" interrupt has occurred since the last read of this register.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>Whenever the Receive T1 Framer block declares the Loss of Frame condition.</li> <li>Whenever the Receive T1 Framer block clears the Loss of Frame condition</li> <li>Indicates that the "Change in Receive Loss of Frame condition" interrupt has not occurred since the last read of this register</li> <li>Indicates that the "Change in Receive Loss of Frame condition" interrupt has not occurred since the last read of this register</li> </ul>
1	RxAIS State Change	RUR/ WC	0	<ul> <li>Change in Receive AIS Condition Interrupt Status.</li> <li>This Reset-Upon-Read bit field indicates whether or not the "Change in Receive AIS Condition" interrupt has occurred since the last read of this register.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. Whenever the Receive T1 Framer block declares the AIS condition.</li> <li>2. Whenever the Receive T1 Framer block clears the AIS condition</li> <li>0 = Indicates that the "Change in Receive AIS condition" interrupt has not occurred since the last read of this register</li> <li>1 = Indicates that the "Change in Receive AIS condition" interrupt has occurred since the last read of this register</li> </ul>
0	RxYEL State Change	RUR/ WC	0	<ul> <li>Change in Receive Yellow Alarm Interrupt Status.</li> <li>This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Yellow Alarm Condition" interrupt has occurred since the last read of this register.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. Whenever the Receive T1 Framer block declares the Yellow Alarm condition.</li> <li>2. Whenever the Receive T1 Framer block clears the Yellow Alarm condition</li> <li>0 = Indicates that the "Change in Receive Yellow Alarm condition" interrupt has not occurred since the last read of this register</li> <li>1 = Indicates that the "Change in Receive Yellow Alarm condition" interrupt has occurred since the last read of this register</li> </ul>





### TABLE 69: ALARM & ERROR INTERRUPT ENABLE REGISTER (AEIER)

HEX ADDRESS: 0xNB03

**XRT86SH328** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-5	Reserved	-	-	Reserved (E1 mode only)
4	-	-	-	This bit should be set to'0' for proper operation.
3	LCV ENB	R/W	0	Line Code violation interrupt enable This bit permits the user to either enable or disable the "Line Code Viola- tion" interrupt within the XRT86SH328XRT86SH328 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when Line Code Violation is detected. 0 = Disables the interrupt generation when Line Code Violation is detected. 1 = Enables the interrupt generation when Line Code Violation is detected.
2	RxLOF ENB	R/W	0	<ul> <li>Change in Loss of Frame Condition interrupt enable</li> <li>This bit permits the user to either enable or disable the "Change in Loss of Frame Condition" Interrupt, within the XRT86SH328 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. The instant that the Receive T1 Framer block declares the Loss of Frame condition.</li> <li>2. The instant that the Receive T1 Framer block clears the Loss of Frame condition.</li> <li>0 – Disables the "Change in Loss of Frame Condition" Interrupt.</li> <li>1 – Enables the "Change in Loss of Frame Condition" Interrupt.</li> </ul>
1	RXAIS ENB	R/W	0	<ul> <li>Change in AIS Condition interrupt enable</li> <li>This bit permits the user to either enable or disable the "Change in AIS Condition" Interrupt, within the XRT86SH328 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. The instant that the Receive T1 Framer block declares the AIS condition.</li> <li>2. The instant that the Receive T1 Framer block clears the AIS condition.</li> <li>0 – Disables the "Change in AIS Condition" Interrupt.</li> <li>1 – Enables the "Change in AIS Condition" Interrupt.</li> </ul>
0	RXYEL ENB	R/W	0	<ul> <li>Change in Yellow alarm Condition interrupt enable</li> <li>This bit permits the user to either enable or disable the "Change in Yellow Alarm Condition" Interrupt, within the XRT86SH328 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. The instant that the Receive T1 Framer block declares the Yellow Alarm condition.</li> <li>2. The instant that the Receive T1 Framer block clears the Yellow Alarm condition.</li> <li>0 – Disables the "Change in Yellow Alarm Condition" Interrupt.</li> <li>1 – Enables the "Change in Yellow Alarm Condition" Interrupt.</li> </ul>

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

#### TABLE 70: FRAMER INTERRUPT STATUS REGISTER (FISR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-6	-	-	-	Reserved (For E1 mode only)
5	SIG	RUR/ WC	0	<b>Change in Signaling Bits Interrupt Status</b> This Reset-Upon-Read bit field indicates whether or not the "Change in Signaling Bits" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever any one of the four signaling bits values (A,B,C,D) has changed in any one of the 24 channels within the incoming T1 frames. Users can read the signaling change registers (address 0xN10D- 0xN10F) to determine which signalling channel has changed. 0 = Indicates that the "Change in Signaling Bits" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Change in Signaling Bits" interrupt has occurred since the last read of this register. <b>Note:</b> This bit only has meaning when Robbed-Bit Signaling is enabled.
4	COFA	RUR/ WC	0	Change of Frame Alignment (COFA) Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change of Framing Alignment (COFA)" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever the Receive T1 Framer block detects a Change of Framing Alignment Signal (e.g., the Framing bits have appeared to move to a different location within the incoming T1 data stream). 0 = Indicates that the "Change of Framing Alignment (COFA)" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Change of Framing Alignment (COFA)" interrupt has occurred since the last read of this register.
3	LOF_Status	RUR/ WC	0	<ul> <li>Change in Receive Loss of Frame Condition Interrupt Status.</li> <li>This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loss of Frame Condition" interrupt has occurred since the last read of this register.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. Whenever the Receive T1 Framer block declares the Loss of Frame condition.</li> <li>2. Whenever the Receive T1 Framer block clears the Loss of Frame condition</li> <li>0 = Indicates that the "Change in Receive Loss of Frame condition" interrupt has not occurred since the last read of this register</li> <li>1 = Indicates that the "Change in Receive Loss of Frame condition" interrupt has not occurred since the last read of this register</li> </ul>





### TABLE 70: FRAMER INTERRUPT STATUS REGISTER (FISR)

HEX ADDRESS: 0xNB04

**XRT86SH328** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
2	FMD	RUR/ WC	0	Frame Mimic Detection Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Frame Mimic Detection" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever the Receive T1 Framer block detects the presence of Frame Mimic bits (i.e., the Payload bits have appeared to mimic the Framing Bit pattern within the incoming T1 data stream). 0 = Indicates that the "Frame Mimic Detection" interrupt has not occurred since the last read of this register. 1 = Indicates that the "Frame Mimic Detection" interrupt has occurred since the last read of this register.
1	SE	RUR/ WC	0	<ul> <li>Synchronization Bit Error (CRC-6) Interrupt Status</li> <li>This Reset-Upon-Read bit field indicates whether or not the "CRC-6 Error" interrupt has occurred since the last read of this register.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever the Receive T1 Framer block detects a CRC-6 Error within the incoming T1 multiframe.</li> <li>0 = Indicates that the "CRC-6 Error" interrupt has not occurred since the last read of this register.</li> <li>1 = Indicates that the "CRC-6 Error" interrupt has occurred since the last read of this register.</li> </ul>
0	FE	RUR/ WC	0	<ul> <li>Framing Error Interrupt Status</li> <li>This Reset-Upon-Read bit field indicates whether or not a "Framing Error" interrupt has occurred since the last read of this register.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt whenever the Receive T1 Framer block detects one or more Framing Alignment Bit Error within the incoming T1 data stream.</li> <li>0 = Indicates that the "Framing Error" interrupt has not occurred since the last read of this register.</li> <li>1 = Indicates that the "Framing Error" interrupt has occurred since the last read of this register.</li> <li>Note: This bit doesn't not necessarily indicate that synchronization has been lost.</li> </ul>



#### TABLE 71: FRAMER INTERRUPT ENABLE REGISTER (FIER)

XRT86SH328

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
5	SIG_ENB	R/W	0	<ul> <li>Change in Signaling Bits Interrupt Enable</li> <li>This bit permits the user to either enable or disable the "Change in Signaling Bits" Interrupt, within the XRT86SH328 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when it detects a change in the any four signaling bits (A,B,C,D) in any one of the 24 signaling channels. Users can read the signaling change registers (address 0xN10D-0xN10F) to determine which signalling channel has changed state.</li> <li>0 - Disables the Change in Signaling Bits Interrupt</li> <li>1 - Enables the Change in Signaling Bits Interrupt</li> <li>NOTE: This bit has no meaning when Robbed-Bit Signaling is disabled.</li> </ul>
4	COFA_ENB	R/W	0	Change of Framing Alignment (COFA) Interrupt Enable This bit permits the user to either enable or disable the "Change in FAS Framing Alignment (COFA)" Interrupt, within the XRT86SH328 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when it detects a Change of Framing Alignment Signal (e.g., the Framing bits have appeared to move to a different location within the incoming T1 data stream). 0 - Disables the "Change of Framing Alignment (COFA)" Interrupt. 1 - Enables the "Change of Framing Alignment (COFA)" Interrupt.
3	LOF_ENB	R/W	0	<ul> <li>Change in Loss of Frame Condition interrupt enable</li> <li>This bit permits the user to either enable or disable the "Change in Loss of Frame Condition" Interrupt, within the XRT86SH328 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. The instant that the Receive T1 Framer block declares the Loss of Frame condition.</li> <li>2. The instant that the Receive T1 Framer block clears the Loss of Frame condition.</li> <li>0 – Disables the "Change in Loss of Frame Condition" Interrupt.</li> <li>1 – Enables the "Change in Loss of Frame Condition" Interrupt.</li> </ul>
2	FMD_ENB	R/W	0	Frame Mimic Detection Interrupt Enable This bit permits the user to either enable or disable the "Frame Mimic Detection" Interrupt, within the XRT86SH328 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when it detects the presence of Frame mimic bits (i.e., the payload bits have appeared to mimic the framing bit pattern within the incoming T1 data stream). 0 - Disables the "Frame Mimic Detection" Interrupt. 1 - Enables the "Frame Mimic Detection" Interrupt.



### TABLE 71: FRAMER INTERRUPT ENABLE REGISTER (FIER)

HEX ADDRESS: 0xNB05

**XRT86SH328** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	SE_ENB	R/W	0	<ul> <li>Synchronization Bit (CRC-6) Error Interrupt Enable</li> <li>This bit permits the user to either enable or disable the "CRC-6 Error Detection" Interrupt, within the XRT86SH328 device. If the user enables this interrupt, then the Receive T1 Framer block will generate an interrupt when it detects a CRC-6 error within the incoming T1 multiframe.</li> <li>0 - Disables the "CRC-6 Error Detection" Interrupt.</li> <li>1 - Enables the "CRC-6 Error Detection" Interrupt.</li> </ul>
0	FE_ENB	R/W	0	<ul> <li>Framing Bit Error Interrupt Enable</li> <li>This bit permits the user to either enable or disable the "Framing Alignment Bit Error Detection" Interrupt, within the XRT86SH328 device. If the user enables this interrupt, then the Receive T1</li> <li>Framer block will generate an interrupt when it detects one or more</li> <li>Framing Alignment Bit error within the incoming T1 data stream.</li> <li>0 - Disables the "Framing Alignment Bit Error Detection" Interrupt.</li> <li>1 - Enables the "Framing Alignment Bit Error Detection" Interrupt.</li> <li>Note: Detecting Framing Alignment Bit Error doesn't not necessarily indicate that synchronization has been lost.</li> </ul>

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



### TABLE 72: DATA LINK STATUS REGISTER 1 (DLSR1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	MSG TYPE	RO	0	HDLC1 Message Type Identifier This READ ONLY bit indicates the type of data link message received by Receive HDLC 1 Controller. Two types of data link mes- sages are supported within the XRT86SH328 device: Message Ori- ented Signaling (MOS) or Bit-Oriented Signalling (BOS). 0 = Indicates Bit-Oriented Signaling (BOS) type data link message is received 1 = Indicates Message Oriented Signaling (MOS) type data link message is received
6	TxSOT	RUR/ WC	0	Transmit HDLC1 Controller Start of Transmission (TxSOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the "Transmit HDLC1 Controller Start of Transmission (TxSOT) "Interrupt has occurred since the last read of this register. Transmit HDLC1 Con- troller will declare this interrupt when it has started to transmit a data link message. For sending large HDLC messages, start loading the next available buffer once this interrupt is detected. 0 = Transmit HDLC1 Controller Start of Transmission (TxSOT) inter- rupt has not occurred since the last read of this register 1 = Transmit HDLC1 Controller Start of Transmission interrupt (TxSOT) has occurred since the last read of this register.
5	RxSOT	RUR/ WC	0	Receive HDLC1 Controller Start of Reception (RxSOT) InterruptStatusThis Reset-Upon-Read bit indicates whether or not the ReceiveHDLC1 Controller Start of Reception (RxSOT) interrupt hasoccurred since the last read of this register. Receive HDLC1 Con- troller will declare this interrupt when it has started to receive a data link message.0 = Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has not occurred since the last read of this register1 = Receive HDLC1 Controller Start of Reception (RxSOT) interrupt has occurred since the last read of this register
4	TxEOT	RUR/ WC	0	Transmit HDLC1 Controller End of Transmission (TxEOT) Inter- rupt Status This Reset-Upon-Read bit indicates whether or not the Transmit HDLC1 Controller End of Transmission (TxEOT) Interrupt has occurred since the last read of this register. Transmit HDLC1 Con- troller will declare this interrupt when it has completed its transmis- sion of a data link message. For sending large HDLC messages, it is critical to load the next available buffer before this interrupt occurs. 0 = Transmit HDLC1 Controller End of Transmission (TxEOT) inter- rupt has not occurred since the last read of this register 1 = Transmit HDLC1 Controller End of Transmission (TxEOT) inter- rupt has occurred since the last read of this register



REV. 1.0.1

### TABLE 72: DATA LINK STATUS REGISTER 1 (DLSR1)

HEX ADDRESS: 0xNB06

**XRT86SH328** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
3	RxEOT	RUR/ WC	0	Receive HDLC1 Controller End of Reception (RxEOT) Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive HDLC1 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt once it has completely received a full data link message, or once the buffer is full. 0 = Receive HDLC1 Controller End of Reception (RxEOT) interrupt has not occurred since the last read of this register 1 = Receive HDLC1 Controller End of Reception (RxEOT) Interrupt has occurred since the last read of this register
2	FCS Error	RUR/ WC	0	FCS Error Interrupt Status This Reset-Upon-Read bit indicates whether or not the FCS Error Interrupt has occurred since the last read of this register. Receive HDLC1 Controller will declare this interrupt when it has detected the FCS error in the most recently received data link message. 0 = FCS Error interrupt has not occurred since the last read of this register 1 = FCS Error interrupt has occurred since the last read of this regis- ter
1	Rx ABORT	RUR/ WC	0	<ul> <li>Receipt of Abort Sequence Interrupt Status</li> <li>This Reset-Upon-Read bit indicates whether or not the Receipt of Abort Sequence interrupt has occurred since last read of this register. Receive HDLC1 Controller will declare this interrupt if it detects the Abort Sequence (i.e. a string of seven (7) consecutive 1's) in the incoming data link channel.</li> <li>0 = Receipt of Abort Sequence interrupt has not occurred since last read of this register</li> <li>1 = Receipt of Abort Sequence interrupt has occurred since last read of this register</li> </ul>
0	RxIDLE	RUR/ WC	0	<ul> <li>Receipt of Idle Sequence Interrupt Status</li> <li>This Reset-Upon-Read bit indicates whether or not the Receipt of Idle Sequence interrupt has occurred since the last read of this register. The Receive HDLC1 Controller will declare this interrupt if it detects the flag sequence octet (0x7E) in the incoming data link channel. If RxIDLE "AND" RxEOT occur together, then the entire HDLC message has been received.</li> <li>0 = Receipt of Idle Sequence interrupt has not occurred since last read of this register</li> <li>1 = Receipt of Idle Sequence interrupt has occurred since last read of this register.</li> </ul>

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



### TABLE 73: DATA LINK INTERRUPT ENABLE REGISTER 1 (DLIER1)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	Reserved	-	-	Reserved
6	TxSOT ENB	R/W	0	Transmit HDLC1 Controller Start of Transmission (TxSOT)Interrupt EnableThis bit enables or disables the "Transmit HDLC1 Controller Start ofTransmission (TxSOT) "Interrupt within the XRT86SH328 device.Once this interrupt is enabled, the Transmit HDLC1 Controller willgenerate an interrupt when it has started to transmit a data link message.0 = Disables the Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt.1 = Enables the Transmit HDLC1 Controller Start of Transmission (TxSOT) interrupt.
5	RXSOT ENB	R/W	0	Receive HDLC1 Controller Start of Reception (RxSOT) Interrupt Enable This bit enables or disables the "Receive HDLC1 Controller Start of Reception (RxSOT) "Interrupt within the XRT86SH328 device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has started to receive a data link message. 0 = Disables the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt. 1 = Enables the Receive HDLC1 Controller Start of Reception (RxSOT) interrupt.
4	TxEOT ENB	R/W	0	Transmit HDLC1 Controller End of Transmission (TxEOT) Inter- rupt Enable This bit enables or disables the "Transmit HDLC1 Controller End of Transmission (TxEOT) "Interrupt within the XRT86SH328 device. Once this interrupt is enabled, the Transmit HDLC1 Controller will generate an interrupt when it has finished transmitting a data link message. 0 = Disables the Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt. 1 = Enables the Transmit HDLC1 Controller End of Transmission (TxEOT) interrupt.
3	RxEOT ENB	R/W	0	Receive HDLC1 Controller End of Reception (RxEOT) Interrupt Enable This bit enables or disables the "Receive HDLC1 Controller End of Reception (RxEOT) "Interrupt within the XRT86SH328 device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has finished receiving a complete data link mes- sage. 0 = Disables the Receive HDLC1 Controller End of Reception (RxEOT) interrupt. 1 = Enables the Receive HDLC1 Controller End of Reception (RxEOT) interrupt.



### TABLE 73: DATA LINK INTERRUPT ENABLE REGISTER 1 (DLIER1)

HEX ADDRESS: 0xNB07

**XRT86SH328** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
2	FCS ERR ENB	R/W	0	FCS Error Interrupt Enable This bit enables or disables the "Received FCS Error "Interrupt within the XRT86SH328 device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has detected the FCS error within the incoming data link message. 0 = Disables the "Receive FCS Error" interrupt. 1 = Enables the "Receive FCS Error" interrupt.
1	RXABORT ENB	R/W	0	Receipt of Abort Sequence Interrupt Enable This bit enables or disables the "Receipt of Abort Sequence" Inter- rupt within the XRT86SH328 device. Once this interrupt is enabled, the Receive HDLC1 Controller will generate an interrupt when it has detected the Abort Sequence (i.e. a string of seven (7) consecutive 1's) within the incoming data link channel. 0 = Disables the "Receipt of Abort Sequence" interrupt. 1 = Enables the "Receipt of Abort Sequence" interrupt.
0	RxIDLE ENB	R/W	0	Receipt of Idle Sequence Interrupt EnableThis bit enables or disables the "Receipt of Idle Sequence" Interruptwithin the XRT86SH328 device. Once this interrupt is enabled, theReceive HDLC1 Controller will generate an interrupt when it hasdetected the Idle Sequence Octet (i.e. 0x7E) within the incomingdata link channel.0 = Disables the "Receipt of Idle Sequence" interrupt.1 = Enables the "Receipt of Idle Sequence" interrupt.



#### TABLE 74: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxSB_FULL	RUR/ WC	0	<b>Transmit Slip buffer Full Interrupt Status</b> This Reset-Upon-Read bit indicates whether or not the Transmit Slip Buffer Full interrupt has occurred since the last read of this register. The transmit Slip Buffer Full interrupt is declared when the transmit slip buffer is filled. If the transmit slip buffer is full and a WRITE oper- ation occurs, then a full frame of data will be deleted, and this inter- rupt bit will be set to '1'. 0 = Indicates that the Transmit Slip Buffer Full interrupt has not occurred since the last read of this register. 1 = Indicates that the Transmit Slip Buffer Full interrupt has occurred since the last read of this register.
6	TxSB_EMPT	RUR/ WC	0	<b>Transmit Slip buffer Empty Interrupt Status</b> This Reset-Upon-Read bit indicates whether or not the Transmit Slip Buffer Empty interrupt has occurred since the last read of this regis- ter. The transmit Slip Buffer Empty interrupt is declared when the transmit slip buffer is emptied. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. 0 = Indicates that the Transmit Slip Buffer Empty interrupt has not occurred since the last read of this register. 1 = Indicates that the Transmit Slip Buffer Empty interrupt has occurred since the last read of this register.
5	TxSB_SLIP	RUR/ WC	0	<ul> <li>Transmit Slip Buffer Slips Interrupt Status This Reset-Upon-Read bit indicates whether or not the Transmit Slip Buffer Slips interrupt has occurred since the last read of this register.  The transmit Slip Buffer Slips interrupt is declared when the transmit slip buffer is either filled or emptied. This interrupt bit will be set to '1' in either one of these two conditions:  <ol> <li>If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'.</li> <li>If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'.</li> <li>If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. </li> <li>Indicates that the Transmit Slip Buffer Slips interrupt has not occurred since the last read of this register.  Note: Users still need to read the Transmit Slip Buffer Empty Interrupt (bit 6 of this register) or the Transmit Slip Buffer Full Interrupts (bit 7 of this register) to determine whether transmit slip buffer empties or fills. </li> </ol></li></ul>



### REV. 1.0.1

### TABLE 74: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)

HEX ADDRESS: 0xNB08

**XRT86SH328** 

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
4	SLC®96 LOCK	RO	0	SLC®96 is in SYNC This READ ONLY bit field indicates whether or not frame synchroni- zation is achieved when the XRT86SH328 is configured in SLC®96 framing mode.
				0 = Indicates that frame synchronization is not achieved in SLC®96 framing mode.
				1 = Indicates that frame synchronization is achieved in SLC®96 framing mode.
3	Multiframe LOCK	RO	0	Multiframe is in SYNC This READ ONLY bit field indicates whether or not the T1 Receive Framer Block is declaring T1 Multiframe LOCK status. 0 = Indicates that the T1 Receive Framer is currently declaring T1 multiframe LOSS OF LOCK status 0 = Indicates that the T1 Receive Framer is currently declaring T1 multiframe LOCK status
2	RxSB_FULL	RUR/ WC	0	<b>Receive Slip buffer Full Interrupt Status</b> This Reset-Upon-Read bit indicates whether or not the Receive Slip Buffer Full interrupt has occurred since the last read of this register. The Receive Slip Buffer Full interrupt is declared when the receive slip buffer is filled. If the receive slip buffer is full and a WRITE oper- ation occurs, then a full frame of data will be deleted, and this inter- rupt bit will be set to '1'. 0 = Indicates that the Receive Slip Buffer Full interrupt has not occurred since the last read of this register. 1 = Indicates that the Receive Slip Buffer Full interrupt has occurred since the last read of this register.

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

### TABLE 74: SLIP BUFFER INTERRUPT STATUS REGISTER (SBISR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	RxSB_EMPT	RUR/ WC	0	<ul> <li>Receive Slip buffer Empty Interrupt Status</li> <li>This Reset-Upon-Read bit indicates whether or not the Receive Slip</li> <li>Buffer Empty interrupt has occurred since the last read of this register. The Receive Slip Buffer Empty interrupt is declared when the receive slip buffer is emptied. If the receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'.</li> <li>0 = Indicates that the Receive Slip Buffer Empty interrupt has not occurred since the last read of this register.</li> <li>1 = Indicates that the Receive Slip Buffer Empty interrupt has occurred since the last read of this register.</li> </ul>
0	RxSB_SLIP	RUR/ WC	0	<ul> <li>Receive Slip Buffer Slips Interrupt Status This Reset-Upon-Read bit indicates whether or not the Receive Slip Buffer Slips interrupt has occurred since the last read of this register.  The Receive Slip Buffer Slips interrupt is declared when the receive slip buffer is either filled or emptied. This interrupt bit will be set to '1' in either one of these two conditions:  <ol> <li>If the receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'.</li> <li>If the receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. </li> <li>Indicates that the Receive Slip Buffer Slips interrupt has not occurred since the last read of this register.</li> <li>I = Indicates that the Receive Slip Buffer Slips interrupt has occurred since the last read of this register.</li> </ol></li></ul> Note: Users still need to read the Receive Slip Buffer Empty Interrupt (bit 1 of this register) or the Receive Slip Buffer Full Interrupts (bit 2 of this register) to determine whether transmit slip buffer empties or fills.





EX REV. 1.0.1

### **XRT86SH328** VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

### TABLE 75: SLIP BUFFER INTERRUPT ENABLE REGISTER (SBIER)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7	TxFULL_ENB	R/W	0	<b>Transmit Slip Buffer Full Interrupt Enable</b> This bit enables or disables the Transmit Slip Buffer Full interrupt within the XRT86SH328 device. Once this interrupt is enabled, the transmit Slip Buffer Full interrupt is declared when the transmit slip buffer is filled. If the transmit slip buffer is full and a WRITE opera- tion occurs, then a full frame of data will be deleted, and the interrupt status bit will be set to '1'. 0 - Disables the Transmit Slip Buffer Full interrupt when the Transmit Slip Buffer fills 1 - Enables the Transmit Slip Buffer Full interrupt when the Transmit Slip Buffer fills.
6	TxEMPT_ENB	R/W	0	<b>Transmit Slip Buffer Empty Interrupt Enable</b> This bit enables or disables the Transmit Slip Buffer Empty interrupt within the XRT86SH328 device. Once this interrupt is enabled, the transmit Slip Buffer Empty interrupt is declared when the transmit slip buffer is emptied. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. 0 - Disables the Transmit Slip Buffer Empty interrupt when the Transmit Slip Buffer empties 1 - Enables the Transmit Slip Buffer Empty interrupt when the Trans- mit Slip Buffer empties.
5	TxSLIP_ENB	R/W	0	<ul> <li>Transmit Slip Buffer Slips Interrupt Enable This bit enables or disables the Transmit Slip Buffer Slips interrupt within the XRT86SH328 device. Once this interrupt is enabled, the transmit Slip Buffer Slips interrupt is declared when either the transmit slip buffer is filled or emptied. If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. The interrupt status bit will be set to '1' in either one of these two conditions: <ol> <li>If the transmit slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. If the transmit slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'. D - Disables the Transmit Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills 1 - Enables the Transmit Slip Buffer Slips interrupt when the Transmit Slip Buffer empties or fills. </li> </ol></li></ul>
4-3	Reserved	-	-	Reserved

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

### TABLE 75: SLIP BUFFER INTERRUPT ENABLE REGISTER (SBIER)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
2	RxFULL_ENB	R/W	0	Receive Slip Buffer Full Interrupt Enable This bit enables or disables the Receive Slip Buffer Full interrupt within the XRT86SH328 device. Once this interrupt is enabled, the Receive Slip Buffer Full interrupt is declared when the receive slip buffer is filled. If the Receive slip buffer is full and a WRITE opera- tion occurs, then a full frame of data will be deleted, and the interrupt status bit will be set to '1'. 0 - Disables the Receive Slip Buffer Full interrupt when the Transmit Slip Buffer fills 1 - Enables the Receive Slip Buffer Full interrupt when the Transmit Slip Buffer fills.
1	RxEMPT_ENB	R/W	0	Receive Slip buffer Empty Interrupt Enable This bit enables or disables the Receives Slip Buffer Empty interrupt within the XRT86SH328 device. Once this interrupt is enabled, the Receive Slip Buffer Empty interrupt is declared when the Receive slip buffer is emptied. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. 0 - Disables the Receive Slip Buffer Empty interrupt when the Trans- mit Slip Buffer empties 1 - Enables the Receive Slip Buffer Empty interrupt when the Trans- mit Slip Buffer empties.
0	RxSLIP_ENB	R/W	0	<ul> <li>Receive Slip buffer Slips Interrupt Enable This bit enables or disables the Receive Slip Buffer Slips interrupt within the XRT86SH328 device. Once this interrupt is enabled, the Receive Slip Buffer Slips interrupt is declared when either the Receive slip buffer is filled or emptied. If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and the interrupt status bit will be set to '1'. The interrupt status bit will be set to '1' in either one of these two conditions: <ul> <li>If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'.</li> <li>If the Receive slip buffer is emptied and a READ operation occurs, then a full frame of data will be repeated, and this interrupt bit will be set to '1'. </li> <li>If the Receive slip buffer is full and a WRITE operation occurs, then a full frame of data will be deleted, and this interrupt bit will be set to '1'.</li> <li>D - Disables the Receive Slip Buffer Slips interrupt when the Trans- mit Slip Buffer empties or fills</li> <li>1 - Enables the Receive Slip Buffer Slips interrupt when the Trans- mit Slip Buffer empties or fills.</li> </ul></li></ul>





#### RECEIVE LOOPBACK CODE INTERRUPT AND STATUS REGISTER - CODE 0 (RLCISR0) HEX ADDRESS: 0xNB0A

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	-	-	-	Reserved (For E1 mode only)
3	RXASTAT	RO	0	Receive Loopback Activation Code StateThis READ ONLY bit indicates whether or not the Receive T1 Framer Block iscurrently detecting the Receive Loopback Activation Code, as specified in theReceive Loopback Activation Code, as specified in theReceive Loopback Activation Code Register (RLACR - address 0xN126) ifReceive Loopback Activation Code Detection is enabled.0 = Indicates that the Receive T1 Framer Block is NOT currently detecting theReceive Loopback Activation Code.1 = Indicates that the Receive T1 Framer Block is currently detecting theReceive Loopback Activation Code.1 = Indicates that the Receive T1 Framer Block is currently detecting theReceive Loopback Activation Code.
2	RXDSTAT	RO	0	<ul> <li>Receive Loopback Deactivation Code State</li> <li>This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code, as specified in the Receive Loopback Deactivation Code Register (RLDCR - address 0xN127) if Receive Loopback Deactivation Code Detection is enabled.</li> <li>0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Deactivation Code.</li> <li>1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code.</li> </ul>
1	RXAINT	RUR/ WC	0	<ul> <li>Change in Receive Loopback Activation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback  Activation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive  Loopback Activation Code. 0 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"  1 = Indicates that the "Change in Receive Loopback Activation Code"</li></ul>
0	RXDINT	RUR/ WC	0	<ul> <li>Change in Receive Loopback Deactivation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code. 0 = Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has not occurred since the last read of this register </li> </ul>



### TABLE 76: RECEIVE LOOPBACK CODE INTERRUPT ENABLE REGISTER-CODE 0 (RLCIER0)HEX ADDRESS: 0xNB0B

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-2	Reserved	-	-	Reserved
1	RXAENB	R/W	0	Receive Loopback Activation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Acti- vation Code" interrupt within the T1 Receive Framer.
				If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.
				<ol> <li>Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code.</li> </ol>
				<ol> <li>Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code.</li> </ol>
				0 - Disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
				1 - Enables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
0	RXDENB	R/W	0	Receive Loopback Deactivation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.
				<ol> <li>Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code.</li> </ol>
				<ol> <li>Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code.</li> </ol>
				0 - Disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.
				1 - Enables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.



### TABLE 77: EXCESSIVE ZERO STATUS REGISTER (EXZSR)

HEX ADDRESS: 0xNB0E

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	Reserved	-	-	Reserved
0	EXZ_STATUS	RUR/ WC	0	<ul> <li>Change in Excessive Zero Condition Interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Excessive Zero Condition" interrupt within the T1 Receive Framer Block has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will gener- ate an interrupt in response to either one of the following conditions. <ol> <li>Whenever the Receive T1 Framer block detects the Excessive Zero Condition.</li> <li>Whenever the Receive T1 Framer block clears the Excessive Zero Condition</li> <li>Indicates the "Change in Excessive Zero Condition" interrupt has NOT occurred since the last read of this register</li> <li>Indicates the "Change in Excessive Zero Condition" interrupt has occurred since the last read of this register</li> </ol> </li> </ul>

### TABLE 78: EXCESSIVE ZERO ENABLE REGISTER (EXZER)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-1	-	-	-	Reserved
0	EXZ_ENB	R/W	0	<ul> <li>Change in Excessive Zero Condition Interrupt Enable This bit enables or disables the "Change in Excessive Zero Condition" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. <ol> <li>Whenever the Receive T1 Framer block detects the Excessive Zero Condition.</li> <li>Whenever the Receive T1 Framer block clears the Excessive Zero Condition.</li> <li>Whenever the Receive T1 Framer block clears the Excessive Zero Condition.</li> <li>The Receive T1 Framer block clears the Excessive Zero Condition</li> <li>D - Disables the "Change in Excessive Zero Condition" interrupt within the Receive T1 Framer Block</li> <li>Framer Block</li> </ol></li></ul>

## Powering Connectivity REV. 1.0.1

### TABLE 79: SS7 STATUS REGISTER FOR LAPD (SS7SR)

#### HEX ADDRESS: 0xNB10

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
0	SS7_STATUS	RUR/ WC	0	<ul> <li>SS7 Interrupt Status for LAPD Controller</li> <li>This Reset-Upon-Read bit field indicates whether or not the "SS7" interrupt has occurred since the last read of this register.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt when the Received LAPD message is more than 276 Bytes in length.</li> <li>0 = Indicates that the "SS7" interrupt has not occurred since the last read of this register</li> <li>1 = Indicates that the "SS7" interrupt has occurred since the last read of this register</li> </ul>

#### TABLE 80: SS7 ENABLE REGISTER FOR LAPD (SS7ER)

#### Hex Address: 0xNB11

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION		
0	SS7_ENB	R/W	0	<ul> <li>SS7 Interrupt Enable for LAPD Controller</li> <li>This bit enables or disables the "SS7" interrupt within the LAPD Controller.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt when the Received LAPD message is more than 276 Bytes in length.</li> <li>0 - Disables the "SS7" interrupt within the LAPD Controller.</li> <li>1 - Enables the "SS7" interrupt within the LAPD Controller.</li> </ul>		

### TABLE 81: RxLOS/CRC INTERRUPT STATUS REGISTER (RLCISR)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-4	-	-	-	Reserved
3	RxLOSINT	RUR/ WC	0	<ul> <li>Change in Receive LOS condition Interrupt Status This bit indicates whether or not the "Change in Receive LOS condition" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. <ol> <li>Whenever the Receive T1 Framer block declares the Receive LOS condition.</li> <li>Whenever the Receive T1 Framer block clears the Receive LOS condition.</li> <li>Whenever the Receive T1 Framer block clears the Receive LOS condition.</li> <li>Indicates that the "Change in Receive LOS Condition" interrupt has not occurred since the last read of this register. I = Indicates that the "Change in Receive LOS Condition" interrupt has occurred since the last read of this register. </li> </ol></li></ul>
2-0	Reserved	-	-	



REV. 1.0.1

## VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

### TABLE 82: RxLOS/CRC INTERRUPT ENABLE REGISTER (RLCIER)

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION			
3	RxLOS_ENB	R/W	0	<ul> <li>Change in Receive LOS Condition Interrupt Enable</li> <li>This bit enables the "Change in Receive LOS Condition" interrupt.</li> <li>0 = Enables "Change in Receive LOS Condition" Interrupt.</li> <li>1 = Disables "Change in Receive LOS Condition" Interrupt.</li> </ul>			
2-0	-	-	-	Reserved			



### RECEIVE LOOPBACK CODE INTERRUPT AND STATUS REGISTER - CODE 1 (RLCISR1) HEX ADDRESS: 0xNB14

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION			
7-4	-	-	-	Reserved (For E1 mode only)			
3	RXASTAT	RO	0	Receive Loopback Activation Code StateThis READ ONLY bit indicates whether or not the Receive T1 Framer Block iscurrently detecting the Receive Loopback Activation Code, as specified in theReceive Loopback Activation Code, as specified in theReceive Loopback Activation Code Register (RLACR - address 0xN126) ifReceive Loopback Activation Code Detection is enabled.0 = Indicates that the Receive T1 Framer Block is NOT currently detecting theReceive Loopback Activation Code.1 = Indicates that the Receive T1 Framer Block is currently detecting theReceive Loopback Activation Code.1 = Indicates that the Receive T1 Framer Block is currently detecting theReceive Loopback Activation Code.			
2	RXDSTAT	RO	0	<ul> <li>Receive Loopback Deactivation Code State</li> <li>This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code, as specified in the Receive Loopback Deactivation Code Register (RLDCR - address 0xN127) if Receive Loopback Deactivation Code Detection is enabled.</li> <li>0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Deactivation Code.</li> <li>1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code.</li> </ul>			
1	RXAINT	RUR/ WC	0	<ul> <li>Change in Receive Loopback Activation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback  Activation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive  Loopback Activation Code. 0 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register</li></ul>			
0	RXDINT	RUR/ WC	0	<ul> <li>rupt has occurred since the last read of this register</li> <li>Change in Receive Loopback Deactivation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the I read of this register. If this interrupt is enabled, then the Receive T1 Framer block will general interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loop Deactivation Code. 2. Whenever the Receive T1 Framer block no longer detects the Re Loopback Deactivation Code. 0 = Indicates that the "Change in Receive Loopback Deactivation Code" rupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Loopback Deactivation Code" rupt has occurred since the last read of this register</li></ul>			



### TABLE 83: RECEIVE LOOPBACK CODE INTERRUPT ENABLE REGISTER-CODE 1 (RLCIER1)HEX ADDRESS: 0xNB15

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-2	Reserved	-	-	Reserved
1	RXAENB	R/W	0	Receive Loopback Activation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Acti- vation Code" interrupt within the T1 Receive Framer.
				If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following
	conditions			conditions.
				<ol> <li>Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code.</li> </ol>
				<ol> <li>Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code.</li> </ol>
				0 - Disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
				1 - Enables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
0	RXDENB	R/W	0	Receive Loopback Deactivation Code Interrupt Enable
				This bit enables or disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.
				If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.
				<ol> <li>Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code.</li> </ol>
				<ol> <li>Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code.</li> </ol>
				0 - Disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.
				1 - Enables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.



### RECEIVE LOOPBACK CODE INTERRUPT AND STATUS REGISTER - CODE 2 (RLCISR2) HEX ADDRESS: 0xNB1A

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION			
7-4	-	-	-	Reserved (For E1 mode only)			
3	RXASTAT	RO	0	Receive Loopback Activation Code StateThis READ ONLY bit indicates whether or not the Receive T1 Framer Block iscurrently detecting the Receive Loopback Activation Code, as specified in theReceive Loopback Activation Code, as specified in theReceive Loopback Activation Code Register (RLACR - address 0xN126) ifReceive Loopback Activation Code Detection is enabled.0 = Indicates that the Receive T1 Framer Block is NOT currently detecting theReceive Loopback Activation Code.1 = Indicates that the Receive T1 Framer Block is currently detecting theReceive Loopback Activation Code.1 = Indicates that the Receive T1 Framer Block is currently detecting theReceive Loopback Activation Code.			
2	RXDSTAT	RO	0	Receive Loopback Deactivation Code State         This READ ONLY bit indicates whether or not the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code, as specified in the Receive Loopback Deactivation Code Register (RLDCR - address 0xN127) if Receive Loopback Deactivation Code Detection is enabled.         0 = Indicates that the Receive T1 Framer Block is NOT currently detecting the Receive Loopback Deactivation Code.         1 = Indicates that the Receive T1 Framer Block is currently detecting the Receive Loopback Deactivation Code.			
1	RXAINT	RUR/ WC	0	<ul> <li>Change in Receive Loopback Activation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Activation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. 1. Whenever the Receive T1 Framer block detects the Receive Loopback  Activation Code. 2. Whenever the Receive T1 Framer block no longer detects the Receive  Loopback Activation Code. 0 = Indicates that the "Change in Receive Loopback Activation Code" inter- rupt has not occurred since the last read of this register 1 = Indicates that the "Change in Receive Loopback Activation Code" inter- rupt has not occurred since the last read of this register </li> </ul>			
0	RXDINT	RUR/ WC	0	<ul> <li>Change in Receive Loopback Deactivation Code interrupt Status This Reset-Upon-Read bit field indicates whether or not the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions. <ol> <li>Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code. </li> <li>Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code. </li> <li>Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has not occurred since the last read of this register I = Indicates that the "Change in Receive Loopback Deactivation Code" interrupt has occurred since the last read of this register </li> </ol></li></ul>			



### TABLE 84: RECEIVE LOOPBACK CODE INTERRUPT ENABLE REGISTER-CODE 2 (RLCIER2)HEX ADDRESS: 0xNB1B

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
7-2	Reserved	-	-	Reserved
1	RXAENB	R/W	0	Receive Loopback Activation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Acti- vation Code" interrupt within the T1 Receive Framer.
				If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.
				<ol> <li>Whenever the Receive T1 Framer block detects the Receive Loopback Activation Code.</li> </ol>
				<ol> <li>Whenever the Receive T1 Framer block no longer detects the Receive Loopback Activation Code.</li> </ol>
				0 - Disables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
				1 - Enables the "Change in Receive Loopback Activation Code" interrupt within the T1 Receive Framer.
0	RXDENB	R/W	0	Receive Loopback Deactivation Code Interrupt Enable This bit enables or disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer. If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.
				<ol> <li>Whenever the Receive T1 Framer block detects the Receive Loopback Deactivation Code.</li> </ol>
				<ol> <li>Whenever the Receive T1 Framer block no longer detects the Receive Loopback Deactivation Code.</li> </ol>
				0 - Disables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.
				1 - Enables the "Change in Receive Loopback Deactivation Code" interrupt within the T1 Receive Framer.

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

98

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
[7:6]	Reserved	-	-	Reserved
5	RxAIS-CI_state	RO	0	<b>Receive Alarm Indication Signal-Customer Installation (AIS-CI) State</b> This READ ONLY bit field indicates whether or not the Receive T1 Framer is currently detecting the Alarm Indication Signal-Customer Installation (AIS- CI) condition. Alarm Indication Signal-Customer Installation (AIS-CI) is intended for use in a network to differentiate between an issue within the network or the Cus- tomer Installation (CI). AIS-CI is an all ones signal with an embedded signature of 01111100 11111111 (right-to left) which recurs at 386 bit intervals in-the DS-1 signal. 0 = Indicates the Receive T1 Framer is currently NOT detecting the AIS-CI condition 1 = Indicates the Receive T1 Framer is currently detecting the AIS-CI condi- tion <b>Note:</b> This bit only works if AIS-CI detection is enabled (Register 0xN11C)
4	RxRAI-CI_state	RO	0	<b>Rx RAI-CI State</b> This READ ONLY bit field indicates whether or not the Receive T1 Framer is currently declaring the Remote Alarm Indication - Customer Installation (RAI-CI) condition. (This is for T1 ESF framing mode only)         Remote Alarm Indication - Customer Installation (RAI-CI) is intended for use in a network to differentiate between an issue within the network or the Customer Installation (CI).         RAI-CI is a repetitive pattern with a period of 1.08 seconds. It is comprised of 0.99 seconds of RAI message (00000000 11111111 Right-to-left) and a 90 ms of RAI-CI signature (00111110 11111111 Right to left) to form a RAI-CI signal.         0 = Indicates the Receive T1 Framer is currently NOT detecting the RAI-CI condition         1 = Indicates the Receive T1 Framer is currently detecting the RAI-CI condition         Note: This bit only works if RAI-CI detection is enabled (Register 0xN11C)
[3:2]	Reserved	-	-	Reserved





REV. 1.0.1

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION

#### TABLE 85: CUSTOMER INSTALLATION ALARM STATUS REGISTER (CIASR)

HEX ADDRESS: 0xNB40

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	RxAIS-CI	RUR/ WC	0	<ul> <li>Change in Receive AIS-CI Condition Interrupt Status</li> <li>This Reset-Upon-Read bit field indicates whether or not the "Change in AIS-CI Condition" interrupt within the T1 Receive Framer Block has occurred since the last read of this register.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. Whenever the Receive T1 Framer block detects the AIS-CI Condition.</li> <li>2. Whenever the Receive T1 Framer block clears the AIS-CI Condition</li> <li>0 = Indicates the "Change in AIS-CI Condition" interrupt has NOT occurred since the last read of this register</li> <li>1 = Indicates the "Change in AIS-CI Condition" interrupt has occurred since the last read of this register</li> </ul>
0	RxRAI-CI	RUR/ WC	0	<ul> <li>Change in Receive RAI-CI Condition Interrupt Status</li> <li>This Reset-Upon-Read bit field indicates whether or not the "Change in RAI-CI Condition" interrupt within the T1 Receive Framer Block has occurred since the last read of this register.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. Whenever the Receive T1 Framer block detects the RAI-CI Condition.</li> <li>2. Whenever the Receive T1 Framer block clears the RAI-CI Condition</li> <li>0 = Indicates the "Change in RAI-CI Condition" interrupt has NOT occurred since the last read of this register</li> <li>1 = Indicates the "Change in RAI-CI Condition" interrupt has occurred since the last read of this register</li> </ul>

### TABLE 86: CUSTOMER INSTALLATION ALARM STATUS REGISTER (CIAIER)

#### Hex Address: 0xNB41

Віт	FUNCTION	Түре	DEFAULT	DESCRIPTION-OPERATION
1	RxAIS-CI_ENB	R/W	0	<ul> <li>Change in Receive AIS-CI Condition Interrupt Enable</li> <li>This bit enables or disables the "Change in AIS-CI Condition" interrupt within the T1 Receive Framer Block.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>1. Whenever the Receive T1 Framer block detects the AIS-CI Condition.</li> <li>2. Whenever the Receive T1 Framer block clears the AIS-CI Condition</li> <li>0 - Disables the "Change in AIS-CI Condition" interrupt.</li> <li>1 - Enables the "Change in AIS-CI Condition" interrupt.</li> </ul>
0	RxRAI-CI_ENB	R/W	0	<ul> <li>Change in Receive RAI-CI Condition Interrupt Enable</li> <li>This bit enables or disables the "Change in RAI-CI Condition" interrupt within the T1 Receive Framer Block.</li> <li>If this interrupt is enabled, then the Receive T1 Framer block will generate an interrupt in response to either one of the following conditions.</li> <li>Whenever the Receive T1 Framer block detects the RAI-CI Condition.</li> <li>Whenever the Receive T1 Framer block clears the AIS-CI Condition</li> <li>Disables the "Change in RAI-CI Condition" interrupt.</li> <li>Enables the "Change in RAI-CI Condition" interrupt.</li> </ul>

#### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



#### 2.0 LIU GLOBAL CONTROL REGISTERS

#### TABLE 87: LIU GLOBAL CONTROL REGISTER 0 (ADDRESS = 0x0100)

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Reserved	ATAOS		Rese	TCLKCNTL	LIU Soft- ware RESET		
R/W	R/W	R/W	R/W	R/W	R/W		
0	0	0	0	0	0	0	0

#### BIT 7 - Reserved:

#### BIT 6 - ATAOS: Automatic Transmit All Ones Upon RLOS Condition

If ATAOS is selected, an all ones pattern will be transmitted on any channel that experiences an RLOS condition. If an RLOS condition does not occur, TAOS will remain inactive.

0 = Disabled

1 = Enabled

Bits [5:2] - Reserved:

#### **BIT 1 - TCLKCNTL**

If TCLKCNTL is selected, and if the transmit clock to the DS-1 framer is missing, Low, or High, then the transmitter outputs to the line interface will send an All Ones Signal.

0 = Disabled

1 = Enabled

#### BIT 0 - LIU Software RESET:

Writing a 1 to this bit for more than 10µS initiates a device reset for all internal circuits except the microprocessor register bits. To reset the registers to their default setting, use the Hardware Reset pin (See the pin description for more details)

0 = Disabled

1 = Enabled

TABLE 88: LIU GLOBAL CONTROL REGISTER 1 (ADDRESS = 0x0101)
--

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
LCVB_OF	PLL19_Dis	Reserved	Slicer Level	Select [1:0]	RXMUTE	EXLOS	ICT
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

#### BIT 7 - Line Code Violation / Counter Overflow Monitor Select

This bit is used to select the monitoring activity between the LCV and the counter overflow status. When the 16-bit LCV counter saturates, the counter overflow condition is activated. By default, the LCV activity is monitored by bit D4 in register 0xN005, where N is equal to the channel number.

- } 0 Monitoring LCV
- } 1 Monitoring the counter overflow status

#### BIT 6 - PLL 19.44MHz Disable

This bit is used in conjunction with the DS-1/E1 recovered clock to synchronize to a 19.44MHz clock source. If this bit is set High, one of the 28 channel recovered line clocks, or an external line clock and be used to provide this synchronization.

- } 0 Disabled
- } 1 Enabled

#### BIT 5 - Reserved

#### BIT [4:3] - Slicer Level Select [1:0]

These bits are to used to select the amplitude level that is used by the receive line interface to determine whether the input data is High or Low.

- 00 50%
- 01 45%
- 10 55%
- 11 68%

#### **BIT 2 - RxMUTE**

This bit is used to force the receive DS-1/E1 signals Low to prevent chattering any time that the DS-1/E1 receiver inputs at Rtip/Rring experience an RLOS condition.

- } 0 Disabled
- } 1 Enabled

#### **BIT 1 - EXLOS**

The number of zeros required to declare a Digital Loss of Signal is extended to 4,096.

- } 0 Normal RLOS operation
- } 1 EXLOS enabled

#### BIT 0 - In Circuit Testing

For Internal use only. This bit should be set to Low.

This bit forces all Ingress and Egress signals to be High-Z.

- } 0 Disabled
- } 1 Enabled (Force High-Z)

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



#### TABLE 89: LIU GLOBAL CONTROL REGISTER 2 (ADDRESS = 0x0102)

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
	Reserved				CLKSEL[3:0]		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

#### BIT [7:4] - Reserved

BIT [3:0] - Input Clock Selection

These bits are used to select the frequency of the input clock source to the PLL. Any state not listed is reserved.

0000 = 2.048 MHz

0001 = 1.544 MHz

- 1000 = 4.096 MHz
- 1001 = 3.088 MHz
- 1010 = 8.192 MHz 1011 = 6.176 MHz
- 1100 = 16.384 MHz
- 1101 = 12.352 MHz
- 1110 = 2.048 MHz
- 1111 = 1.544 MHz

#### TABLE 90: LIU GLOBAL CONTROL REGISTER 3 (ADDRESS = 0x0103)

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Reserved	DS1/E1 LIU						
	Global						
	Interrupt						
	Status						
	Channel 6	Channel 5	Channel 4	Channel 3	Channel 2	Channel 1	Channel 0
RUR	RUR	RUR	RUR	RUR	RUR	RUR	RUR
0	0	0	0	0	0	0	0

#### BIT 7 - Reserved

#### BIT [6:0] - Global Channel Interrupt Status - Channels 0 to 6

These RUR bit fields are used to indicate which channel experienced a change in status relative to alarm indications. If a channel experiences a change in alarm status, the associated bit for that channel will be set High. Once this register is read back, these bit fields will automatically return Low.



REV. 1.0.1

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Reserved	DS1/E1 LIU						
	Global						
	nterrupt						
	Status						
	Channel 13	Channel 12	Channel 11	Channel 10	Channel 9	Channel 8	Channel 7
RUR	RUR	RUR	RUR	RUR	RUR	RUR	RUR
0	0	0	0	0	0	0	0

### TABLE 91: LIU GLOBAL CONTROL REGISTER 4 (ADDRESS = 0x0104)

#### **BIT 7 - Reserved**

#### BIT [6:0] - Global Channel Interrupt Status - Channels 7 to 13

These RUR bit fields are used to indicate which channel experienced a change in status relative to alarm indications. If a channel experiences a change in alarm status, the associated bit for that channel will be set High. Once this register is read back, these bit fields will automatically return Low.

TABLE 92: LIU GLOBAL CONTROL REGISTER 5	(ADDRESS = 0x0105)
---	--------------------

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Reserved	DS1/E1 LIU						
	Global						
	nterrupt						
	Status						
	Channel 20	Channel 19	Channel 18	Channel 17	Channel 16	Channel 15	Channel 14
RUR	RUR	RUR	RUR	RUR	RUR	RUR	RUR
0	0	0	0	0	0	0	0

**BIT 7 - Reserved** 

BIT [6:0] - Global Channel Interrupt Status - Channels 14 to 20

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



These RUR bit fields are used to indicate which channel experienced a change in status relative to alarm indications. If a channel experiences a change in alarm status, the associated bit for that channel will be set High. Once this register is read back, these bit fields will automatically return Low.

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Reserved	DS1/E1 LIU Global Interrupt Status Channel 27	DS1/E1 LIU Global Interrupt Status Channel 26	DS1/E1 LIU Global Interrupt Status Channel 25	DS1/E1 LIU Global Interrupt Status Channel 24	DS1/E1 LIU Global Interrupt Status Channel 23	DS1/E1 LIU Global Interrupt Status Channel 22	DS1/E1 LIU Global Interrupt Status Channel 21
RUR	RUR	RUR	RUR	RUR	RUR	RUR	RUR
0	0	0	0	0	0	0	0

#### TABLE 93: LIU GLOBAL CONTROL REGISTER 6 (ADDRESS = 0x0106)

#### BIT 7 - Reserved

#### BIT [6:0] - Global Channel Interrupt Status - Channels 21 to 27

These RUR bit fields are used to indicate which channel experienced a change in status relative to alarm indications. If a channel experiences a change in alarm status, the associated bit for that channel will be set High. Once this register is read back, these bit fields will automatically return Low.



REV. 1.0.1

#### **VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION**

### 3.0 T1/E1 LIU CHANNEL CONTROL REGISTERS

#### • (N ranges from 0x01 to 0x1C)

#### TABLE 94: LIU CHANNEL CONTROL REGISTER 0 (ADDRESS = 0xN000)

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
PRBS/QRSS	PRBS_Rx_Tx	RXON			EQC[4:0]		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

#### BIT7 - PRBS/QRSS:

These bits are used to select between QRSS and PRBS. To send the a QRSS or PRBS pattern, the TxTEST[2:0] bits in register 0xN002h must be programmed.

} 0 = QRSS

} 1 = PRBS

#### BIT6 - PRBS/QRSS Direction Select Rx/Tx:

This bit is used to select which direction is used to send the PRBS/QRSS pattern if enabled within the TxTEST[2:0] bits in register 0xN002h.

- } 0 = Line Interface (Ttip/Tring)
- } 1 = System Side Interface (Clock/Data)
- BIT 5 RXON Receiver Enable:

This bit is used enable the receiver line interface. By default, the receivers are turned off to support redundancy.

- } 0 = Disabled.
  - } 1 = Enabled.

#### BIT [4:0] - Equalizer Control and Line Build Out:

These bits are used to select the equalizer control and line build out.

#### Selection Chart for Equalizer Control and Line Build-Out

EQC[4:0]	T1/E1 MODE RECEIVE SENSITIVITY	TRANSMIT LBO	CABLE	Coding
01000	T1 Short Haul	0 - 133 Ft (0.6dB)	100Ω TP	B8ZS
01001	T1 Short Haul	133 - 266 Ft (1.2dB)	100Ω TP	B8ZS
01010	T1 Short Haul	266 - 399 Ft (1.8dB)	100Ω TP	B8ZS
01011	T1 Short Haul	399 - 533 Ft (2.4dB)	100Ω TP	B8ZS
01100	T1 Short Haul	533 - 655 Ft (3.0dB)	100Ω TP	B8ZS
01101	T1 Short Haul	Arbitrary Pulse	100Ω TP	B8ZS
10000	T1 Short Haul	0dB	100Ω TP	B8ZS
10001	T1 Short Haul	-7.5dB	100Ω TP	B8ZS
10010	T1 Short Haul	-15dB	100Ω TP	B8ZS
10011	T1 Short Haul	-22dB	100Ω TP	B8ZS
11100	E1 Short Haul	ITU G.703	75Ω Coax	HDB3
11101	E1 Short Haul	ITU G.703	120Ω TP	HDB3

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



#### TABLE 95: LIU CHANNEL CONTROL REGISTER 1 (ADDRESS = 0xN001)

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
RxTSEL	TxTSEL	TERSI	EL[1:0]	JASE	L[1:0]	JABW	FIFOSEL
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

#### BIT7 - RxTSEL:

This bit is used for the receive line interface to select between Internal (automatic line impedance) and External (high impedance) modes.

- } 0 = External Impedance
- } 1 = Internal Impedance

#### BIT6 - TxTSEL:

This bit is used for the transmit line interface to select between Internal (automatic line impedance) and External (high impedance) modes.

- } 0 = External Impedance
- } 1 = Internal Impedance

#### BIT [5:4] - TERSEL[1:0]:

These bits are used to select the line impedance for internal termination control.

- $00 = 100\Omega$
- $01 = 110\Omega$
- $10 = 75\Omega$
- $11 = 120\Omega$

#### BIT [3:2] - JASEL[1:0]:

These bits are used to select which path the Jitter Attenuator is placed.

- $\}$  00 = Disabled.
- } 01 = Transmit Line Interface Path
- } 10 = Receive Line Interface Path
- } 11 = Receive Line Interface Path

#### BIT 1 - Jitter Attenuator Bandwidth:

The jitter bandwidth is a global setting that is applied in both transmit and receive directions.

} 0 = 10 Hz

} 1 = 1.5 Hz

#### **BIT 0 - FIFO Depth Select:**

This bit is used to select the depth of the FIFO within both the Receive and Transmit Jitter Attenuators.

} 0 = 32-Bit FIFO

} 1 = 64-Bit FIFO



REV. 1.0.1

#### TABLE 96: LIU CHANNEL CONTROL REGISTER 2 (ADDRESS = 0xN002)

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
INVQRSS		TxTEST[2:0]		TXON	LOOP[2:0]		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

#### **BIT7 - Invert QRSS:**

INVQRSS is used to invert the transmit QRSS pattern set by the TxTEST[2:0] bits. By default, INVQRSS is disabled and the QRSS will be transmitted with normal polarity.

} 0 = Standard QRSS pattern

} 1 = Inverted QRSS pattern

#### BIT [6:4] - Tx Test Pattern [2:0]:

These bits are used to select a Test Pattern to be sent to the transmit line interface. If bit 6 in register 0xN000h is set High, then the Test Pattern will be sent out on the receive DS-1/E1 system side.

} 0XX = No Test Pattern

} 100 = Tx QRSS

} 101 = Tx TAOS

} 110 = Reserved

} 111 = Reserved

#### **BIT 3 - TXON Transmitter Enable:**

This bit is used enable the transmitter line interface. By default, the transmitters are turned off to support redundancy.

} 0 = Disabled.

} 1 = Enabled.

#### BIT [2:0] - Loop Back Mode Select [2:0]:

These bits are used to select a loop back mode for diagnostic testing. These bits only represent the loop back modes supported in the LIU section of Voyager. For other loop back mode options, see the register map in other modes of operation.

- } 0XX = No Loop Back
- } 100 = Dual Loop Back
- } 101 = Analog Loop Back
- } 110 = Remote Loop Back
- } 111 = Digital Loop Back

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



#### TABLE 97: LIU CHANNEL CONTROL REGISTER 3 (ADDRESS = 0xN003)

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
RxRE	S[1:0]	CODES	Reserved	E1ARBIT	INSBPV	INSBER	Reserved
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

#### BIT [7:6] - Receiver Fixed External Termination:

RxRES[1:0] are used to select the value for a high precision external resistor to improve return loss.

} 00 = None

} 01 = 240Ω

 $10 = 210\Omega$ 

 $11 = 150\Omega$ 

#### BIT 5 - CODES Encoding / Decoding Select:

This bit is used to select the type of encoding/decoding the transmitter and receiver will generate/process.

} 0 = HDB3 (E1), B8ZS (T1)

} 1 = AMI Coding

#### BIT 4 - Reserved:

#### BIT 3 - E1Arbitrary Pulse Select:

This bit is used to enable the Arbitrary Pulse Generator for shaping the transmit pulse when E1 mode is selected.

} 0 = Disabled (Normal E1 Pulse Shape ITU G.703)

} 1 = Arbitrary Pulse Enabled

#### **BIT 2 - Insert Bipolar Violation:**

When this bit transitions from Low to High, a bipolar violation will be inserted in the transmitted data from TPOS, QRSS/ PRBS pattern. The state of this bit will be sampled on the rising edge of TCLK. To ensure proper operation, it is recommended to write a 0 to this bit before writing a 1.

} 0 to 1 Transition = Insert one bipolar violation

#### BIT 1 - Insert Bit Error:

When this bit transitions from Low to High, a bit error will be inserted in the transmitted QRSS/PRBS pattern. The state of this bit will be sampled on the rising edge of TCLK. To ensure proper operation, it is recommended to write a 0 to this bit before writing a 1.

} 0 to 1 Transition = Insert one bit error

#### BIT 0 - Reserved:



#### TABLE 98: LIU CHANNEL CONTROL REGISTER 4 (ADDRESS = 0xN004)

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Reserved	DMOIE	FLSIE	LCVIE	Reserved	AISDIE	RLOSIE	QRPDIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

#### BIT7 - Reserved:

#### BIT6 - Digital Monitor Output Interrupt Enable:

- } 0 = Masks the DMO function
- } 1 = Enables interrupt generation for DMO

#### BIT 5 - FIFO Limit Status Interrupt Enable:

- } 0 = Masks the FLS function
- } 1 = Enables interrupt generation for FLS

#### BIT 4 - Line Code Violation Interrupt Enable:

- } 0 = Masks the LCV function
- } 1 = Enables interrupt generation for LCV
- BIT 3 Reserved:

#### BIT 2 - Alarm Indication Signal Interrupt Enable:

- } 0 = Masks the AIS function
- } 1 = Enables interrupt generation for AIS

#### BIT 1 - Receive Loss of Signal Interrupt Enable:

- } 0 = Masks the RLOS function
- } 1 = Enables interrupt generation for RLOS

#### BIT 0 - Quasi Random Pattern Detection Interrupt Enable:

- } 0 = Masks the QRPD function
- } 1 = Enables interrupt generation for QRPD

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



#### TABLE 99: LIU CHANNEL CONTROL REGISTER 5 (ADDRESS = 0xN005)

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Reserved	DMO	FLS	LCV	Reserved	AISD	RLOS	QRPD
RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0

#### **BIT6 - Digital Monitor Output:**

This bit indicates the DMO activity. An interrupt will not occur unless the DMOIE is set High in register 0xN004h and the global interrupt enable has been set.

} 0 = No Alarm

} 1 = Transmit output driver has failures

#### BIT 5 - FIFO Limit Status:

This bit indicates whether the RD/WR pointers are within 3-Bits. An interrupt will not occur unless the FLSIE is set High in register 0xN004h and the global interrupt enable has been set.

} 0 = No Alarm

} 1 = RD/WR FIFO pointers are within ±3-Bits

#### BIT 4 - Line Code Violation:

This bit serves a dual purpose. By default, this bit monitors the line code violation activity. However, if bit 7 in register 0x0101h is set High, this bit monitors the overflow status of the internal LCV counter. An interrupt will not occur unless the LCV/OFIE is set High in register 0xN004h and the global interrupt enable has been set.

} 0 = No Alarm

} 1 = A line code violation, bipolar violation, or excessive zeros has occurred

#### BIT 3 - Reserved:

#### **BIT 2 - Alarm Indication Signal:**

This bit indicates the AIS activity. An interrupt will not occur unless the AISIE is set High in register 0xN004h and the global interrupt enable has been set.

} 0 = No Alarm

} 1 = An all ones signal is detected

#### BIT 1 - Receive Loss of Signal:

This bit indicates the RLOS activity. An interrupt will not occur unless the RLOSIE is set High in register 0xN004h and the global interrupt enable has been set.

} 0 = No Alarm

} 1 = An RLOS condition is present

#### **BIT 0 - Quasi Random Pattern Detection:**

This bit indicates that a QRPD has been detected. An interrupt will not occur unless the QRPDIE is set High in register 0xN004h and the global interrupt enable has been set.

} 0 = No Alarm

} 1 = A QRP is detected

#### REV. 1.0.1

TABLE 100: LIU CHANNEL CONTROL REGISTER 6	$(ADDRESS = 0 \times N006)$
---	-----------------------------

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Reserved	DMOIS	FLSIS	LCVIS	Reserved	AISDIS	RLOSIS	QRPDIS
RUR	RUR	RUR	RUR	RUR	RUR	RUR	RUR
0	0	0	0	0	0	0	0

Note: These register bits are Reset Upon Read. They will be set High anytime a change in status occurs. Once these bits are read back, they will automatically be set Low.

#### BIT7 - Reserved:

#### **BIT6 - Digital Monitor Output Interrupt Enable:**

- } 0 = No change
- } 1 = Change in status occurred

#### BIT 5 - FIFO Limit Status Interrupt Enable:

- } 0 = No change
- } 1 = Change in status occurred

#### **BIT 4 - Line Code Violation Interrupt Enable:**

} 0 = No change } 1 = Change in status occurred

#### BIT 3 - Reserved:

#### **BIT 2 - Alarm Indication Signal Interrupt Enable:**

- } 0 = No change
- } 1 = Change in status occurred

#### BIT 1 - Receive Loss of Signal Interrupt Enable:

- } 0 = No change
- } 1 = Change in status occurred

#### BIT 0 - Quasi Random Pattern Detection Interrupt Enable:

- } 0 = No change
- } 1 = Change in status occurred



#### TABLE 101: LIU CHANNEL CONTROL REGISTER 7 (ADDRESS = 0xN007)

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
ENROM	Reserved	Reserved	RSTALL	UPDATEALL	HI/LO	UPDATE	RST
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

#### BIT7 - Enable ROM for LCV Counter:

This bit is used to enable data from an internal LCV counter to be read back.

} 0 = Disabled.

} 1 = Enabled.

#### BIT [6:5] - Reserved:

#### BIT 4 - Reset Internal LCV Counters:

This bit is used to reset the Internal LCV counters for this channel to its default state 0000h. This bit must be set High for a minimum of 1mS.

} 0 = Normal Operation

} 1 = Resets LCV Counters

#### BIT 3 - Update All LCV Counters:

This bit is used to latch the contents of the internal LCV counters for this channel so that the values can be read. When the HI/LO bit is set Low, initiating this update bit places the lower 8 bits of the 16-bit word in register 0xN011h. When the HI/LO bit is set High, initiating this update bit places the upper 8 bits of the 16-bit word in register 0xN010h.

} 0 = Normal Operation

} 1 = Updates LCV Counters

#### BIT 2 - High Byte / Low Byte Select:

This bit is used to select which byte of the 16-bit LCV value will be placed in the read back registers.

} 0 = Lower Byte LCV[7:0]

} 1 = Upper Byte LCV[15:8]

#### BIT 1 - Update LCV Counter:

This bit is used to latch the contents of the internal LCV counter for this channel so that the value can be read. When the HI/LO bit is set Low, initiating this update bit places the lower 8 bits of the 16-bit word in register 0xN011h. When the HI/LO bit is set High, initiating this update bit places the upper 8 bits of the 16-bit word in register 0xN010h.

} 0 = Normal Operation

} 1 = Update LCV Counter

#### BIT 0 - Reset Internal LCV Counter:

This bit is used to reset the Internal LCV for this channel to its default state 0000h. This bit must be set High for a minimum of 1mS.

} 0 = Normal Operation

} 1 = Reset LCV Counter

REV. 1.0.1

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Reserved	B6S1	B5S1	B4S1	B3S1	B2S1	B1S1	B0S1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

#### TABLE 102: LIU CHANNEL CONTROL REGISTER 8 (ADDRESS = 0xN008)

#### **BIT7 - Reserved:**

#### BIT [6:0] - Arbitrary Pulse Generation Segment 1:

The transmit output pulse is divided into 8 individual segments. This register is used to program the first segment which corresponds to the overshoot of the pulse amplitude. There are four segments for the top portion of the pulse and four segments for the bottom portion of the pulse. Segment number 5 corresponds to the undershoot of the pulse. The MSB of each segment is the sign bit.

#### • If Sign Bit (BIT6) =:

- } 0 Negative Direction
- } 1 Positive Direction

#### TABLE 103: LIU CHANNEL CONTROL REGISTER 9 (ADDRESS = 0xN009)

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Reserved	B6S2	B5S2	B4S2	B3S2	B2S2	B1S2	B0S2
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

#### **BIT7 - Reserved:**

#### BIT [6:0] - Arbitrary Pulse Generation Segment 2:

The transmit output pulse is divided into 8 individual segments. This register is used to program the second segment of the pulse amplitude. The MSB of each segment is the sign bit.

#### • If Sign Bit (BIT6) =:

- } 0 Negative Direction
- } 1 Positive Direction

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Reserved	B6S3	B5S3	B4S3	B3S3	B2S3	B1S3	B0S3
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

#### TABLE 104: LIU CHANNEL CONTROL REGISTER 10 (ADDRESS = 0xN00A)

#### BIT7 - Reserved:

#### BIT [6:0] - Arbitrary Pulse Generation Segment 3:

The transmit output pulse is divided into 8 individual segments. This register is used to program the Third segment of the pulse amplitude. The MSB of each segment is the sign bit.

#### • If Sign Bit (BIT6) =:

- } 0 Negative Direction
- } 1 Positive Direction

### VOYAGER - T1 FRAMER + LIU REGISTER DESCRIPTION



#### TABLE 105: LIU CHANNEL CONTROL REGISTER 11 (ADDRESS = 0xN00B)

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Reserved	B6S4	B5S4	B4S4	B3S4	B2S4	B1S4	B0S4
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

#### BIT7 - Reserved:

#### BIT [6:0] - Arbitrary Pulse Generation Segment 4:

The transmit output pulse is divided into 8 individual segments. This register is used to program the Fourth segment of the pulse amplitude. The MSB of each segment is the sign bit.

#### • If Sign Bit (BIT6) =:

- } 0 Negative Direction
- } 1 Positive Direction

#### TABLE 106: LIU CHANNEL CONTROL REGISTER 12 (ADDRESS = 0xN00C)

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Reserved	B6S5	B5S5	B4S5	B3S5	B2S5	B1S5	B0S5
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

#### BIT7 - Reserved:

#### BIT [6:0] - Arbitrary Pulse Generation Segment 5:

The transmit output pulse is divided into 8 individual segments. This register is used to program the Fifth segment of the pulse amplitude. The MSB of each segment is the sign bit.

#### • If Sign Bit (BIT6) =:

- } 0 Negative Direction
- } 1 Positive Direction

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Reserved	B6S6	B5S6	B4S6	B3S6	B2S6	B1S6	B0S6
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

#### TABLE 107: LIU CHANNEL CONTROL REGISTER 13 (ADDRESS = 0xN00D)

#### BIT7 - Reserved:

#### BIT [6:0] - Arbitrary Pulse Generation Segment 6:

The transmit output pulse is divided into 8 individual segments. This register is used to program the Sixth segment of the pulse amplitude. The MSB of each segment is the sign bit.

#### • If Sign Bit (BIT6) =:

- } 0 Negative Direction
- } 1 Positive Direction

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Reserved	B6S7	B5S7	B4S7	B3S7	B2S7	B1S7	B0S7
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

#### TABLE 108: LIU CHANNEL CONTROL REGISTER 14 (ADDRESS = 0xN00E)

#### BIT7 - Reserved:

#### BIT [6:0] - Arbitrary Pulse Generation Segment 7:

The transmit output pulse is divided into 8 individual segments. This register is used to program the Seventh segment of the pulse amplitude. The MSB of each segment is the sign bit.

#### • If Sign Bit (BIT6) =:

- } 0 Negative Direction
- } 1 Positive Direction

#### TABLE 109: LIU CHANNEL CONTROL REGISTER 15 (ADDRESS = 0xN00F)

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Reserved	B6S8	B5S8	B4S8	B3S8	B2S8	B1S8	B0S8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0

#### BIT7 - Reserved:

#### BIT [6:0] - Arbitrary Pulse Generation Segment 8:

The transmit output pulse is divided into 8 individual segments. This register is used to program the Eighth segment of the pulse amplitude. The MSB of each segment is the sign bit.

#### • If Sign Bit (BIT6) =:

- } 0 Negative Direction
- } 1 Positive Direction

TABLE 110: LIU CHANNEL CONTRO	_ REGISTER 16 (ADDRESS = 0xN010)
-------------------------------	----------------------------------

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
LCVHI7	LCVHI6	LCVHI5	LCVHI4	LCVHI3	LCVHI2	LCVHI1	LCVHI0
RO							
0	0	0	0	0	0	0	0

#### BIT [7:0] - Internal LCV Counter High Byte:

Once the internal LCV counter has been enabled and updated, these bits contain the upper byte of the 16-bit LCV counter word.



#### TABLE 111: LIU CHANNEL CONTROL REGISTER 17 (ADDRESS = 0xN011)

BIT7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
LCVL07	LCVLO6	LCVLO5	LCVLO4	LCVLO3	LCVLO2	LCVLO1	LCVLO0
RO							
0	0	0	0	0	0	0	0

#### BIT [7:0] - Internal LCV Counter Low Byte:

Once the internal LCV counter has been enabled and updated, these bits contain the lower byte of the 16-bit LCV counter word.



#### **REVISION HISTORY**

<b>REVISION #</b>	DATE	DESCRIPTION
1.0.0	May 2008	Final release datasheet of the XRT86SH328 T1 Framer + LIU Register Descrip- tion
1.0.1	August 2008	Updated bit register description 0x0101, 0xN001, 0xN003, 0xN129.

#### NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2008 EXAR Corporation

Datasheet August 2008.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.