

Multiple Output Timing-Safe™ Peak EMI reduction IC

General Features

- Input frequency range: 100MHz to 150MHz
- Clock distribution with Timing-Safe[™] Peak EMI Reduction
- Zero input output propagation delay
- Multiple low-skew outputs
- Output-output skew less than 250pS
- Device-device skew less than 700pS
- One input drives 9 outputs, grouped as 4 + 4 + 1(PCS5P23Z09D)
- One input drives 5 outputs (PCS5P23Z05D)
- Less than 200 pS cycle-to-cycle jitter is compatible with Pentium[®] based systems
- Available in 16pin 150-mil SOIC, 4.4 mm TSSOP (PCS5P23Z09D), and in 8pin 150-mil SOIC, 4.4mm TSSOP package (PCS5P23Z05D)
- 3.3V operation
- Advanced CMOS technology
- The First True Drop-in Solution

Functional Description

PCS5P23Z05D/09D is a versatile, 3.3V zero-delay buffer designed to distribute high-speed Timing-Safe™ clocks with Peak EMI reduction. PCS5P23Z09D accepts one reference input and drives out nine low-skew clocks. It is available in a 16-pin package. The PCS5P23Z05D is the eight-pin version of the PCS5P23Z09D. It accepts one reference input and drives out five low-skew clocks.

All parts have on-chip PLLs that lock to an input clock on

the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad.

The PCS5P23Z09D has two banks of four outputs each, which can be controlled by the Select inputs as shown in the Select Input Decoding Table. The select input also allows the input clock to be directly applied to the outputs for chip and system testing purposes.


Multiple PCS5P23Z05D/09D devices can accept the same input clock and distribute it. In this case the skew between the outputs of the two devices is guaranteed to be less than 700pS.

All outputs have less than 200pS of cycle-to-cycle jitter. The input and output propagation delay is guaranteed to be less than ±350pS, and the output to output skew is guaranteed to be less than 250pS.

Refer "Spread Spectrum Control and Input-Output Skew Table" for deviations and Input-Output skew for PCS5P23Z05D and PCS5P23Z09D devices.

The PCS5P23Z05D/09D is available in two different packages, as shown in the ordering information table.

Block Diagram





Select Input Decoding for PCS5P23Z09D


S2	S1	Clock A1 - A4	Clock B1 - B4	CLKOUT ¹	Output Source	PLL Shut-Down
0	0	Three-state	Three-state	Driven	PLL	N
0	1	Driven	Three-state	Driven	PLL	N
1	0	Driven	Driven	Driven	Reference	Y
1	1	Driven	Driven	Driven	PLL	N

Notes:1. This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and the output.

Zero Delay and Skew Control

All outputs should be uniformly loaded to achieve Zero Delay between input and output. Since the CLKOUT pin is the internal feedback to the PLL, its relative loading can adjust the input-output delay.

For applications requiring zero input-output delay, all outputs, including CLKOUT, must be equally loaded. Even if CLKOUT is not used, it must have a capacitive load equal to that on other outputs, for obtaining zero-input-output delay.





Spread Spectrum Frequency Generation


The clocks in digital systems are typically square waves with a 50% duty cycle and as frequencies increase the edge rates also get faster. Analysis shows that a square wave is composed of fundamental frequency and harmonics. The fundamental frequency and harmonics generate the energy peaks that become the source of EMI. Regulatory agencies test electronic equipment by measuring the amount of peak energy radiated from the equipment. In fact, the peak level allowed decreases as the frequency increases. The standard methods of

reducing EMI are to use shielding, filtering, multi-layer PCBs etc. These methods are expensive. Spread spectrum clocking reduces the peak energy by reducing the Q factor of the clock. This is done by slowly modulating the clock frequency. The PCS5P23Z05D/09D uses the center modulation spread spectrum technique in which the modulated output frequency varies above and below the reference frequency with a specified modulation rate. With center modulation, the average frequency is same as the unmodulated frequency and there is no performance degradation

Timing-Safe™ technology

Timing-Safe™ technology is the ability to modulate a clock source with Spread Spectrum technology and maintain synchronization with any associated data path.

Pin Configuration





rev0.2 Pin Description for PCS5P23Z05D

Pin#	Pin Name	Description		
1	REF	Input reference frequency, 5V-tolerant input		
2	CLK1 1	Buffered clock output		
3	CLK2 ¹	Buffered clock output		
4	GND	Ground		
5	CLK3 ¹	Buffered clock output		
6	V_{DD}	3.3V supply		
7	CLK4 ¹	Buffered clock output		
8	CLKOUT ^{1,2}	Buffered clock output, internal feedback on this pin		

Notes: 1. Weak pull-down on these outputs.

- This output is driven and has an internal feedback for the PLL.
 Buffered clock outputs are Timing-Safe™

Pin Description for PCS5P23Z09D

Pin#	Pin Name	Description
1	REF	Input reference frequency, 5V tolerant input
2	CLKA1 ¹	Buffered clock output, bank A
3	CLKA2 ¹	Buffered clock output, bank A
4	V_{DD}	3.3V supply
5	GND	Ground
6	CLKB1 ¹	Buffered clock output, bank B
7	CLKB2 ¹	Buffered clock output, bank B
8	S2 ²	Select input, bit 2
9	S1 ²	Select input, bit 1
10	CLKB3 ¹	Buffered clock output, bank B
11	CLKB4 ¹	Buffered clock output, bank B
12	GND	Ground
13	V_{DD}	3.3V supply
14	CLKA3 ¹	Buffered clock output, bank A
15	CLKA4 ¹	Buffered clock output, bank A
16	CLKOUT ^{1,3}	Buffered output, internal feedback on this pin

- Notes: 1. Weak pull-down on these outputs.
 2. Weak pull-up on these inputs.
 3. This output is driven and has an internal feedback for the PLL.
 4. Buffered clock outputs are Timing-Safe™



Spread Spectrum Control and Input-Output Skew Table

(Note: The values given in the table are for an input frequency of 140MHz)

Device	Deviation	Input-Output Skew(±T _{SKEW})
PCS5P23Z05D	±0.125 %	0.075
PCS5P23Z09D	±0.125 %	0.075

Note: T_{SKEW} is measured in units of the Clock Period

Absolute Maximum Ratings

Parameter	Min	Max	Unit
Supply Voltage to Ground Potential	-0.5	7	V
DC Input Voltage (Except REF)	-0.5	V _{DD} + 0.5	V
DC Input Voltage (REF)	-0.5	7	V
Storage Temperature	-65	+150	°C
Max. Soldering Temperature (10 sec)		260	°C
Junction Temperature		150	°C
Static Discharge Voltage			KV
(As per JEDEC STD22- A114-B)			r\v

Note: These are stress ratings only and functional usage is not implied. Exposure to absolute maximum ratings for prolonged periods can affect device reliability.

Operating Conditions for PCS5P23Z05D and PCS5P23Z09D

Parameter	Description	Min	Max	Unit
V_{DD}	Supply Voltage	3.0	3.6	V
T _A	Operating Temperature (Ambient Temperature)	0	70	°C
CL	Load Capacitance		10	pF
C _{IN}	Input Capacitance		7	pF



Electrical Characteristics for PCS5P23Z05D and PCS5P23Z09D

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V_{IL}	Input LOW Voltage ¹				0.8	V
V _{IH}	Input HIGH Voltage ¹		2.0			V
I _{IL}	Input LOW Current	$V_{IN} = 0V$			50	μA
I _{IH}	Input HIGH Current	$V_{IN} = V_{DD}$			100	μA
V_{OL}	Output LOW Voltage ²	I _{OL} = 8mA			0.4	V
V_{OH}	Output HIGH Voltage ²	I _{OH} = -8mA	2.4			V
I_{DD}	Supply Current	Unloaded outputs at 150MHz	4		60	mA
Z _o	Output Impedance			23		Ω

Switching Characteristics for PCS5P23Z05D and PCS5P23Z09D

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
1/t ₁	Output Frequency	10pF load	100		150	MHz
	Duty Cycle ² = $(t_2/t_1) * 100$	Measured at 1.4V	40	50	60	%
t ₃	Output Rise Time ^{1,2}	Measured between 0.8V and 2.0V			2.50	nS
t_4	Output Fall Time ^{1,2}	Measured between 2.0V and 0.8V			2.50	nS
t_5	Output-to-output skew 2	All outputs equally loaded			250	pS
t ₆	Delay, REF Rising Edge to CLKOUT Rising Edge ²	Measured at V _{DD} /2		0	±350	pS
t ₇	Device-to-Device Skew *	Measured at $V_{\text{DD}}/2$ on the CLKOUT pins of the device		0	700	pS
tJ	Cycle-to-cycle jitter ²	Measured at 100MHz, loaded outputs	·		200	pS
t _{LOCK}	IPLL Lock Time *	Stable power supply, valid clock presented on REF pin			1.0	mS


^{1.} REF input has a threshold voltage of VDD/2
2. Parameter is guaranteed by design and characterization. Not 100% tested in production

Notes:
1. All parameters specified with loaded outputs.
2. Parameter is guaranteed by design and characterization. Not 100% tested in production




Switching Waveforms


Duty Cycle Timing




All Outputs Rise/Fall Time




Output - Output Skew



Input - Output Propagation Delay




Device - Device Skew







Input-Output Skew




Test Circuit



A Typical example of Timing-Safe™ waveform








Package Information


8-lead (150-mil) SOIC Package




	Dimensions				
Symbol	Inches		Millimeters		
	Min	Max	Min	Max	
A1	0.004	0.010	0.10	0.25	
А	0.053	0.069	1.35	1.75	
A2	0.049	0.059	1.25	1.50	
В	0.012	0.020	0.31	0.51	
С	0.007	0.010	0.18	0.25	
D	0.193 BSC		4.90	BSC	
E	0.154 BSC		3.91	BSC	
е	0.050 BSC		1.27 BSC		
Н	0.236	BSC	6.00 BSC		
L	0.016	0.050	0.41	1.27	
θ	0°	8°	0°	8°	



8-lead TSSOP Package (4.40-MM Body)






	Dimensions				
Symbol	Inc	hes	Millim	neters	
	Min	Max	Min	Max	
Α		0.043		1.10	
A1	0.002	0.006	0.05	0.15	
A2	0.033	0.037	0.85	0.95	
В	0.008	0.012	0.19	0.30	
c	0.004	0.008	0.09	0.20	
D	0.114	0.122	2.90	3.10	
E	0.169	0.177	4.30	4.50	
е	0.026	BSC	0.65	BSC	
Н	0.252 BSC 6.40 BSC		BSC		
L	0.020	0.028	0.50	0.70	
θ	0°	8°	0°	8°	




16-lead (150 Mil) Molded SOIC Package



	Dimensions				
Symbol	Inc	hes	Millim	eters	
	Min	Max	Min	Max	
Α	0.053	0.069	1.35	1.75	
A1	0.004	0.010	0.10	0.25	
A2	0.049	0.059	1.25	1.50	
В	0.013	0.022	0.33	0.53	
C	0.008	0.012	0.19	0.27	
D	0.386	0.394	9.80	10.01	
E	0.150	0.157	3.80	4.00	
е	0.050	BSC	1.27	BSC	
H	0.228	0.244	5.80	6.20	
h	0.010	0.016	0.25	0.41	
L	0.016	0.035	0.40	0.89	
θ	0°	8°	0°	8°	



16-lead TSSOP Package (4.40-MM Body)




	Dimensions				
Symbol	Inch	ies	Millimeters		
	Min	Max	Min	Max	
Α		0.043		1.20	
A1	0.002	0.006	0.05	0.15	
A2	0.031	0.041	0.80	1.05	
В	0.007	0.012	0.19	0.30	
С	0.004	0.008	0.09	0.20	
D	0.193	0.201	4.90	5.10	
E	0.169	0.177	4.30	4.50	
е	0.026	BSC	0.65 BSC		
Н	0.252	BSC	6.40 BSC		
E	0.020	0.030	0.50	0.75	
θ	0°	8°	0°	8°	



Ordering Codes

Ordering Code	Marking	Package Type	Tempeature
PCS5P23Z05DG-08-ST	5P23Z05DG	8-pin 150-mil SOIC-TUBE	Commercial
PCS5P23Z05DG-08-SR	5P23Z05DG	8-pin 150-mil SOIC-TAPE & REEL	Commercial
PCS5P23Z05DG-08-TT	5P23Z05DG	8-pin 4.4-mm TSSOP - TUBE	Commercial
PCS5P23Z05DG-08-TR	5P23Z05DG	8-pin 4.4-mm TSSOP - TAPE & REEL	Commercial
PCS5P23Z09DG-16-ST	5P23Z09DG	16-pin 150-mil SOIC-TUBE	Commercial
PCS5P23Z09DG-16-SR	5P23Z09DG	16-pin 150-mil SOIC-TAPE & REEL	Commercial
PCS5P23Z09DG-16-TT	5P23Z09DG	16-pin 4.4-mm TSSOP - TUBE	Commercial
PCS5P23Z09DG-16-TR	5P23Z09DG	16-pin 4.4-mm TSSOP - TAPE & REEL	Commercial

Device Ordering Information



Licensed under US patent #5,488,627, #6,646,463 and #5,631,920.





PulseCore Semiconductor Corporation 1715 S. Bascom Ave Suite 200, Campbell, CA 95008 Tel: 408-879-9077

Fax: 408-879-9018 www.pulsecoresemi.com Copyright © PulseCore Semiconductor All Rights Reserved Part Number: PCS5P23Z05D PCS5P23Z09D

Document Version: 0.1

Note: This product utilizes US Patent #6,646,463 Impedance Emulator Patent issued to PulseCore Semiconductor, dated 11-11-2003 Timing-Safe™ US Patent Pending.

© Copyright 2006 PulseCore Semiconductor Corporation. All rights reserved. Our logo and name are trademarks or registered trademarks of PulseCore Semiconductor. All other brand and product names may be the trademarks of their respective companies. PulseCore reserves the right to make changes to this document and its products at any time without notice. PulseCore assumes no responsibility for any errors that may appear in this document. The data contained herein represents PulseCore's best data and/or estimates at the time of issuance. PulseCore reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. PulseCore does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of PulseCore products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in PulseCore's Terms and Conditions of Sale (which are available from PulseCore). All sales of PulseCore products are made exclusively according to PulseCore's Terms and Conditions of Sale. The purchase of products from PulseCore does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of PulseCore or third parties. PulseCore does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of PulseCore products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify PulseCore against all claims arising from such use.