

LV76D / LV78D Series 2.5 V LVDS Clock Oscillators

January 2008

Do Not Use for New Designs - use LV55 or LV77

- Pletronics' LV76D / LV78D Series is a quartz crystal controlled precision square wave generator with an LVDS output.
- FR4 base with a mechanical metal cover.
- Solder pad compatible with many 9x14mm plastic J lead packages.
- Tape and Reel or cut tape packaging is available.
- 80 to 250 MHz
- 9.04mm x 8.23mm (S package)
- Enable/Disable LV76D on pad 1
LV78D on pad 2
- Disable function includes low standby power mode
- 3rd Overtone Crystals used
- Low Jitter
- 5x7 mm LV77xxDW is used

**Pletronics Inc. certifies this device is in accordance with the
RoHS 5/6 (2002/95/EC) and WEEE (2002/96/EC) directives.**

Pletronics Inc. guarantees the device does not contain the following:

Cadmium, Hexavalent Chromium, Lead, Mercury, PBB's, PBDE's

Weight of the Device: 0.4 grams

Moisture Sensitivity Level: 1 As defined in J-STD-020C

Second Level Interconnect code: e4

Absolute Maximum Ratings:

Parameter	Unit
V _{CC} Supply Voltage	-0.5V to +5.0V
V _i Input Voltage	-0.5V to V _{CC} + 0.5V
V _o Output Voltage	-0.5V to V _{CC} + 0.5V

Thermal Characteristics

The maximum die or junction temperature is 155°C

The thermal resistance junction to board is 60 to 100°C/Watt depending on the solder pads, ground plane and construction of the PCB.

Part Number:

LV7x	45	D	E	W	-125.0M	-XX
------	----	---	---	---	---------	-----

Part Marking:

PLE LV77
FF.FFF M
• YMDXX

	Packaging code or blank T250 = 250 per Tape and Reel T500 = 500 per Tape and Reel T1K = 1000 per Tape and Reel
	Frequency in MHz
	Supply Voltage V_{CC} W = 2.5V ± 10%
	Optional Enhanced OTR Blank = Temp. range -10 to +70°C E = Temp. range -40 to +85°C
	Series Model
	Frequency Stability 45 = ± 50 ppm 44 = ± 25 ppm 20 = ± 20 ppm
	Series Model LV76 or LV78

Marking Legend:

PLE = Pletronics

FF.FFF M = Frequency in MHz

YMD = Date of Manufacture (year and week, or year-month-day)

All other marking is internal factory codes

The marking is on the cover of the LV77 device

The marking is that of the LV77 device

Specifications such as frequency stability, supply voltage and operating temperature range, etc. are not identified from the marking. External packaging labels and packing list will correctly identify the ordered Pletronics part number.

Codes for Date Code YMD

Code	6	7	8	9	0	1	2
Year	2006	2007	2008	2009	2010	2011	2012

Code	A	B	C	D	E	F	G	H	J	K	L	M
Month	JAN	FEB	MAR	APR	MAY	JUN	JUL	AUG	SEP	OCT	NOV	DEC


Code	1	2	3	4	5	6	7	8	9	A	B	C
Day	1	2	3	4	5	6	7	8	9	10	11	12
Code	D	E	F	G	H	J	K	L	M	N	P	R
Day	13	14	15	16	17	18	19	20	21	22	23	24
Code	T	U	V	W	X	Y	Z					
Day	25	26	27	28	29	30	31					

Electrical Specification for 2.50V $\pm 10\%$ over the specified temperature range


Item	Min	Max	Unit	Condition
Frequency Range	80	250	MHz	
Frequency Accuracy "45"	-50	+50	ppm	For all supply voltages, load changes, aging for 1 year, shock, vibration and temperatures
"44"	-25	+25		
"20"	-20	+20		
Output Waveform	LVDS			
Output High Level	--	1.60	Volts	See load circuit R1 = 50 ohms
Output Low Level	0.90	--	Volts	See load circuit R1 = 50 ohms
Differential Output (V _{OD})	247	454	mVolts	See load circuit R1 = 50 ohms
Output Offset Voltage (V _{OS})	1.125	1.375	Volts	See load circuit R1 = 50 ohms
Differential Output Error (dV _{OS})	--	50	mVolts	See load circuit R1 = 50 ohms
Output Symmetry	45	55	%	Referenced to 50% of amplitude or crossing point
Output T _{RISE} and T _{FALL}	300	700	pS	V _{th} is 20% and 80% of waveform
Jitter	-	0.15	pS RMS	Measured from 12KHz to 20MHz from F _{nominal}
	-	2.8		Measured from 10Hz to 1MHz from F _{nominal}
Vcc Supply Current	-	63	mA	Includes current of properly terminated device
Enable/Disable Internal Pull-up	50	-	Kohm	To Vcc (equivalent resistance)
V disable	-	0.8	Volts	Referenced to Ground
V enable	2.0	-	Volts	Referenced to Ground
Output leakage V _{OUT} = V _{CC}	-10	+10	uA	Pad 1 low, device disabled
V _{OUT} = 0V	-10	+10	uA	
Enable	-	10	nS	Time for output to reach a logic state
Disable time	-	10	nS	Time for output to reach a high Z state
Start up time	-	5	mS	Measured from the time Vcc = 3.0V
Operating Temperature Range	-10	+70	°C	Standard Temperature Range
	-40	+85	°C	Extended Temperature Range "E" Option
Storage Temperature Range	-55	+125	°C	
Standby Current I _{CC}	-	3	uA	Pad 1 low, device disabled

Specifications with E/D open circuit


Typical Phase-Noise Response



Load Circuit



Test Waveform



Reliability: Environmental Compliance

Parameter	Condition
Mechanical Shock	MIL-STD-883 Method 2002, Condition B
Vibration	MIL-STD-883 Method 2007, Condition A
Solderability	MIL-STD-883 Method 2003
Thermal Shock	MIL-STD-883 Method 1011, Condition A

ESD Rating

Model	Minimum Voltage	Conditions
Human Body Model	1500	MIL-STD-883 Method 3115
Charged Device Model	1000	JESD 22-C101

Package Labeling


Label is 1" x 2.6" (25.4mm x 66.7mm)
Font is Courier New
Bar code is 39-Full ASCII
(the label will show LV76 or LV78)

Label is 1" x 2.6" (25.4mm x 66.7mm)
Font is Arial

P/N:			
	LV7845DW-156.25M		
Customer P/N:			
	12345678		
Qty:		D/C	
	1000		75409

RoHS Compliant
2nd Lvl Interconnect
Category=e4
Max Safe Temp=245C for 10s 2X Max

Mechanical:



Pad		Function	Note
76	78		
1	2	No connect	There is no internal connection to this pad
2	1	Output Enable/Disable	When this pad is not connected the oscillator shall operate. When this pad is <0.30 volts, the output will be inhibited (high impedance state.) Recommend connecting this pad to V _{CC} if the oscillator is to be always on.
3		Ground (GND)	
4		Output	The outputs must be terminated, 100 ohms between the outputs is the ideal termination.
5		Output*	
6		Supply Voltage (V _{CC})	Recommend connecting appropriate power supply bypass capacitors as close as possible.

Layout and application information

Recommend connecting Pad 1 and Pad 2 together to permit the design to accept Enable/Disable on both input pads (see LV76D for E/D on pad 1)

For Optimum Jitter Performance, Pletronics recommends:

- a ground plane under the device
- no large transient signals (both current and voltage) should be routed under the device
- do not layout near a large magnetic field such as a high frequency switching power supply

Mechanical (obsolete version):


The cover is no longer being supplied over this part. This part is made with a hermetically sealed LV77xxDW series oscillator. This part is now exposed.

The cover has been deleted, the cover was causing problems with the newer high temperature RoHS lead free processes. The cover purpose was only cosmetic.

All parts with 2008 date codes will be made in the new fashion.

There is no change in electrical properties.

Pletronics does recommend that all designs should transition to the LV77xxDW ceramic part.



Cover:

Centered on the base
304 Stainless Steel
0.010 inch (0.25mm)
Electroless Nickel Plated
1 μ inch (25 μ m) typical

Label:


White Kapton with Black Letters
—or—
Blue Epoxy heat cure ink covering
top with laser marked lettering

FR4 PCB Base:

Solder masked
Solder masked
All via holes tented on bottom
Copper Clad 670 μ inch (17 μ m)
Nickel plated 118 μ inch (3 μ m)
Gold plated 0.8 μ inch (0.02 μ m)
Typical thicknesses


Pin 3 Ground plane is typical
Not to scale

	Inches	mm
A	0.351 $\pm$ 0.003	8.91 $\pm$ 0.07
B	0.356 $\pm$ 0.005	9.04 $\pm$ 0.13
C	0.103 $\pm$ 0.005	2.62 $\pm$ 0.13
D ¹	0.324	8.23
E ¹	0.316	8.03
F ¹	0.050	1.27
G ¹	0.040	1.02
H ¹	0.059	1.50
I ¹	0.020	0.51
J ¹	0.040	1.02
K ¹	0.100	2.54
L ¹	0.026 typical	0.66



- The package is not hermetically sealed.
- The sides are intentionally left open to permit cleaning material to freely flow in the package, thus minimizing the accumulation of contaminants during cleaning processes.
- The internal part of the package must be thoroughly dry before operating.

Reflow Cycle (typical for lead free processing)



The part may be reflowed 2 times without degradation.



Allowed rate of temperature change
Maximum 4°C per second

Tape and Reel: available for quantities of 250 to 1000 per reel, cut tape for < 250

Constant Dimensions Table 1								
Tape Size	D0	D1 Min	E1	P0	P2	S1 Min	T Max	T1 Max
8mm	1.5 +0.1 -0.0	1.0	1.75 ±0.1	4.0 ±0.1	2.0 ±0.05	0.6	0.6	0.1
12mm		1.5			2.0 ±0.1			
16mm		1.5						
24mm		1.5						

Variable Dimensions Table 2							
Tape Size	B1 Max	E2 Min	F	P1	T2 Max	W Max	Ao, Bo & Ko
24 mm	9.88	22.25	11.5 ± 0.1	16.0 ± 0.1	3.22	24.3	Note 1

Note 1: Embossed cavity to conform to EIA-481-B Dimensions in mm Not to scale



USER DIRECTION OF UNREELING →

REEL DIMENSIONS				
A	inches	7.0	10.0	13.0
	mm	177.8	254.0	330.2
B	inches	2.50	4.00	3.75
	mm	63.5	101.6	95.3
C	mm	13.0 +0.5 / -0.2		
D	mm	---	---	24.4
	mm	---	---	+2.0 -0.0

Reel dimensions may vary from the above



LV76D / LV78D Series 2.5 V LVDS Clock Oscillators

January 2008

IMPORTANT NOTICE

Pletronics Incorporated (PLE) reserves the right to make corrections, improvements, modifications and other changes to this product at anytime. PLE reserves the right to discontinue any product or service without notice. Customers are responsible for obtaining the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to PLE's terms and conditions of sale supplied at the time of order acknowledgment.

PLE warrants performance of this product to the specifications applicable at the time of sale in accordance with PLE's limited warranty. Testing and other quality control techniques are used to the extent PLE deems necessary to support this warranty. Except where mandated by specific contractual documents, testing of all parameters of each product is not necessarily performed.

PLE assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using PLE components. To minimize the risks associated with the customer products and applications, customers should provide adequate design and operating safeguards.

PLE products are not designed, intended, authorized or warranted to be suitable for use in life support applications, devices or systems or other critical applications that may involve potential risks of death, personal injury or severe property or environmental damage. Inclusion of PLE products in such applications is understood to be fully at the risk of the customer. Use of PLE products in such applications requires the written approval of an appropriate PLE officer. Questions concerning potential risk applications should be directed to PLE.

PLE does not warrant or represent that any license, either express or implied, is granted under any PLE patent right, copyright, artwork or other intellectual property right relating to any combination, machine or process which PLE product or services are used. Information published by PLE regarding third-party products or services does not constitute a license from PLE to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from PLE under the patents or other intellectual property of PLE.

Reproduction of information in PLE data sheets or web site is permissible only if the reproduction is without alteration and is accompanied by associated warranties, conditions, limitations and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. PLE is not responsible or liable for such altered documents.

Resale of PLE products or services with statements different from or beyond the parameters stated by PLE for that product or service voids all express and implied warranties for the associated PLE product or service and is an unfair or deceptive business practice. PLE is not responsible for any such statements.

Contacting Pletronics Inc.

Pletronics Inc.
19013 36th Ave. West
Lynnwood, WA 98036-5761 USA

Tel: 425-776-1880
Fax: 425-776-2760
E-mail: ple-sales@pletronics.com
URL: www.pletronics.com

Copyright © 2006, 2007, 2008 Pletronics Inc.