Features

- High Performance, Low Power AVR® 8-Bit Microcontroller
- Advanced RISC Architecture
 - 120 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
- Non-Volatile Program and Data Memories
 - 4K Bytes of In-System Programmable Program Memory Flash
 - 64 Bytes of In-System Programmable EEPROM
 - 256 Bytes of Internal SRAM
 - Write/Erase Cycles: 10,000 Flash/ 100,000 EEPROM
 - Data retention: 20 years at 85°C/ 100 years at 85°C⁽¹⁾
 - Programming Lock for Software Security
- Peripheral Features
 - Two 8-Bit Timer/Counters with two PWM Channels, Each
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-Chip Analog Comparator
 - 10-bit ADC
 - 4 Single-Ended Channels
 - Universal Serial Interface
 - Boost Converter
- Special Microcontroller Features
 - debugWIRE On-chip Debug System
 - In-System Programmable via SPI Port
 - External and Internal Interrupt Sources
 - Pin Change Interrupt on 16 Pins
 - Low Power Idle, ADC Noise Reduction and Power-Down Modes
 - Enhanced Power-On Reset Circuit
 - Programmable Brown-Out Detection Circuit
 - Internal Calibrated Oscillator
 - Temperature Sensor On Chip
- I/O and Packages
 - Available in 20-Pin SOIC and 20-Pin QFN/MLF
 - 16 Programmable I/O Lines
- Operating Voltage:
 - 0.7 1.8V (via On-Chip Boost Converter)
 - 1.8 5.5V (Boost Converter Bypassed)
- Speed Grade
 - Using On-Chip Boost Converter
 - 0 4 MHz
 - External Power Supply
 - 0 4 MHz @ 1.8 5.5V
 - 0 8 MHz @ 2.7 5.5V
- Low Power Consumption
 - Active Mode, 1 MHz System Clock (Without Boost Converter) 400 $\mu A @ 3V$
 - Power-Down Mode (Without Boost Converter) 150 nA @ 3V
- Note: 1. See "Data Retention" on page 6 for details.





8-bit **AVR**[®] Microcontroller with 4K Bytes In-System Programmable Flash and Boost Converter

ATtiny43U

Preliminary


Summary

Rev. 8048BS-AVR-03/09



1. Pin Configurations

Figure 1-1. Pinout of ATtiny43U



1.1 Pin Descriptions

1.1.1 V_{cc}

Supply voltage.

1.1.2 GND

Ground.

1.1.3 Port A (PA7:PA0)

Port A is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source

² ATtiny43U

capability except PA7 which has the RESET capability. To use pin PA7 as an I/O pin, instead of RESET pin, program ('0') RSTDISBL fuse. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A has an alternate functions as analog inputs for the ADC, analog comparator, timer/counter, SPI and pin change interrupt as described in "Alternate Port Functions" on page 67.

1.1.4 RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 20-4 on page 158. Shorter pulses are not guaranteed to generate a reset.

1.1.5 Port B (PB7:PB0)

Port B is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features as listed in Section 11.3 "Alternate Port Functions" on page 67.

1.1.6 LSW

Boost converter external inductor connection. Connect to ground when boost converter is disabled permanently.

1.1.7 V_{BAT}


Battery supply voltage. Connect to ground when boost converter is disabled permanently.





2. Overview

The ATtiny43U is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny43U achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.





The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting

4

architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATtiny43U provides the following features: 4K byte of In-System Programmable Flash, 64 bytes EEPROM, 256 bytes SRAM, 16 general purpose I/O lines, 32 general purpose working registers, two 8-bit Timer/Counters with two PWM channels, Internal and External Interrupts, a 4-channel 10-bit ADC, Universal Serial Interface, a programmable Watchdog Timer with internal Oscillator, internal calibrated oscillator, and three software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counter, ADC, Analog Comparator, and Interrupt system to continue functioning. The Power-down mode saves the register contents, disabling all chip functions until the next Interrupt or Hardware Reset. The ADC Noise Reduction mode stops the CPU and all I/O modules except ADC, to minimize switching noise during ADC conversions.

A special feature of ATtiny43U is the built-in boost voltage converter, which provides 3V supply voltage from an external, low voltage.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the Program memory to be re-programmed In-System through an SPI serial interface, by a conventional non-volatile memory programmer or by an On-chip boot code running on the AVR core.

The ATtiny43U AVR is supported by a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.





3. About

3.1 Resources

A comprehensive set of development tools, drivers and application notes, and datasheets are available for download on http://www.atmel.com/avr.

3.2 Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

For I/O Registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

3.3 Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

3.4 Disclaimer

Typical values contained in this data sheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

4. Register Summary

0x36 (0x56) OCR0A Timer/Counter0 – Output Compare Register A 0x35 (0x55) MCUCR BODS PUD SE SM1 SM0 BODSE ISC01 ISC00 Page 34 0x34 (0x54) MCUSR - - - - WDRF BORF EXTRF PORF 0x33 (0x53) TCCR0B FOC0A FOC0B - - WGM02 CS02 CS01 CS00 0x32 (0x52) TCNT0 TCCR0A CAL7 CAL6 CAL5 CAL4 CAL3 CAL2 CAL1 CAL0 0x31 (0x51) OSCCAL CAL7 CAL6 CAL5 CAL4 CAL3 CAL2 CAL1 CAL0 0x30 (0x50) TCCR1A COM0A1 COM0A0 COM0B1 COM0B0 - WGM01 WGM00 0x2F (0x4F) TCCR1A COM1A1 COM1A0 COM1B1 COM1B0 - WGM11 WGM10 0x2E (0x4E) TCR1B FOC1A FOC1B - WGM12 CS12	Page 8 Page 12 Page 12 Page 95 Page 60 Page 95 Page 96 Page 96 Page 95 Page 95 Page 95 Page 95 Page 93 Page 94 Page 90 Page 93 Page 93 Page 95 Page 92 Page 93 Page 90 Page 92 Page 93 Page 95	
Obd2 (0x50) SPL SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP0 Ox36 (0x56) OCR08 Timer/Counter0 - Ouput Compare Register B - 0CR608 CCE0A TOK00 - - WDMS SM0 BODS PUD SE SM1 SM0 BODS SM1 SM0 BODS CCE0A COC0A COC0B - - WGM2 CSU CSU CSU CSU CSU CSU CSU	Page 12 Page 95 Page 60 Page 60 Page 95 Page 95 Page 96 Page 95 Page 95 Page 59, Page 78 Page 54 Page 93 Page 93 Page 90 Page 90 Page 93 Page 95 Page 95	
bbc2 (bx5c) OCK08 Timer/Curute(I - Output Compare Register B 0x38 (bx58) GIMSK - INT0 PCIE1 PCIE0 - 0.026 (bx6)	Page 95 Page 60 Page 60 Page 95 Page 96 Page 137 Page 95 Page 59, Page 78 Page 54 Page 93 Page 94 Page 90 Page 90 Page 93 Page 95 Page 95	
bb8 (0x58) GMSK - INTO PC(E1 PC(E0 - - - - b03A (0x54) GIFR - INTF0 PC(E1 PC(E0 - <td< td=""><td>Page 60 Page 60 Page 95 Page 96 Page 95 Page 59, Page 78 Page 54 Page 93 Page 28 Page 90 Page 93 Page 90 Page 93 Page 90 Page 93 Page 93 Page 93 Page 94 Page 95 Page 90 Page 93 Page 95 Page 95</td></td<>	Page 60 Page 60 Page 95 Page 96 Page 95 Page 59, Page 78 Page 54 Page 93 Page 28 Page 90 Page 93 Page 90 Page 93 Page 90 Page 93 Page 93 Page 93 Page 94 Page 95 Page 90 Page 93 Page 95 Page 95	
Doda (Doda) GIFR - INTFO PCIF1 PCIF0 - </td <td>Page 60 Page 95 Page 95 Page 95 Page 59 Page 54 Page 93 Page 94 Page 94 Page 90 Page 90 Page 93 Page 95 Page 95</td>	Page 60 Page 95 Page 95 Page 95 Page 59 Page 54 Page 93 Page 94 Page 94 Page 90 Page 90 Page 93 Page 95 Page 95	
0x39 (0x59) TMSK0 - - - - - - COCE08 OCIE0A TOED 0x38 (0x55) TTR0 - - - - OCF08 OCF04 TOVD 0x36 (0x55) SPUEXSR - - - CTPB PRLB PGWRT PSES SPMEN 0x36 (0x55) MCUCR BOOS PUD SE SM1 SM0 BOOSE ISCON Page 24 0x33 (0x53) TCCR0B FOC0A FOC0B - - WORF BORF EXTRF PORF 0x33 (0x53) TCCR0B FOC0A FOC0B - - WORF BORF EXTRF PORF 0x33 (0x50) TCCR0B FOC0A CAL5 CAL4 CAL3 CAL2 CAL1 CAL0 0x33 (0x50) TCCR1A COM1A1 COM1A0 COM1B1 COM1B1 CMG11 WGM10 WGM10 WGM10 WGM10 WGM11 WGM10 WGM10 WGM10	Page 95 Page 96 Page 96 Page 95 Page 59, Page 78 Page 54 Page 93 Page 94 Page 94 Page 90 Page 90 Page 90 Page 95 Page 95	
Dx38 (0x58) TIFR0 - - - - OCF08 OCF0A TOV0 0x37 (0x57) SPMCSR - - - CTPB RFLB PGWRT PGERS SPMCN 0x36 (0x59) OCCRA BODS PUD SE SM1 SM0 BODSE ISC01 ISC01<	Page 96 Page 96 Page 137 Page 95 Page 54 Page 54 Page 93 Page 94 Page 94 Page 90 Page 90 Page 93 Page 95 Page 95	
0x37 (0x57) SPMCSR - - CTPB RFLB PGWRT PGRS SPMEN 0x36 (0x56) OCR0A - Timer/Counter0 - Output Compare Register A - - - - - - - - - - - - - - - - - - - WGM2 CS02 CS01 CS00 - - WGM2 CS02 CS01 CS00 - - WGM02 CS02 CS01 CS00 - - WGM02 CS02 CS01 CS00 - - WGM01 WGM00 - - WGM11 WGM00 - - WGM11 WGM01 WGM01 WGM01 - - WGM11 WGM01 - -	Page 137 Page 95 Page 59, Page 78 Page 54 Page 93 Page 94 Page 28 Page 90 Page 93 Page 90 Page 93 Page 93 Page 90 Page 93 Page 93 Page 93 Page 95 Page 95	
DotSQ (0x5) OCR0A Timer/Counter0 - Output Compare Register A Page A 0x35 (0x5) MCUCR BODS PUD SE SM1 SM0 BODSE ISC01 ISC00 Page A 0x33 (0x53) TCCR0B FOC0A FOC0B - - WDRP BORF EXTRF PORF 0x33 (0x53) TCCR0B FOC0A FOC0B - - WDRP BORF EXTRF PORF 0x33 (0x50) TCCR0A CAL2 CAL1 CAL2 CAL1 CAL0 CAU0 0x33 (0x50) TCCR0A COM0A1 COM0B1 COM080 - WGM01 WGM01 WGM01 0x26 (0x4E) TCCR1A COM1A1 COM1B1 COM1B0 - WGM11 <	Page 95 Page 59, Page 78 Page 54 Page 93 Page 94 Page 28 Page 90 Page 93 Page 90 Page 93 Page 93 Page 90 Page 93 Page 93 Page 93 Page 95 Page 95	
Dx35 (0x55) MCUCR BODS PUD SE SM1 SM0 BODSE ISC01 ISC00 Page 34 0x34 (0x53) MCCRB FOCAB COM0A1 COM0A1 COM0A1 COM0A1 COM0A1 COM0A1 COM0A1 FOCAB	Page 59, Page 78 Page 54 Page 93 Page 94 Page 28 Page 90 Page 90 Page 93 Page 95 Page 95	
0x34 (0x54) MCUSR - - - - WDRF BORF EXTRF PORF 0x33 (0x53) TCCR08 FOC0A FOC0B - - WGM02 CS02 CS01 CS00 0x31 (0x51) OSCCAL CAL7 CAL6 CAL5 CAL4 CAL2 CAL1 CAL0 0x30 (0x50) TCCR0A COM0A1 COM0A0 COM0B1 COM1B0 - WGM01 WGM00 0x2E (0x4F) TCCR1A COM141 COM140 COM1B0 - CS12 CS11 CS10 0x2E (0x4C) OCR1A Timer/Counter1 - Output Compare Register A - <	Page 54 Page 93 Page 94 Page 28 Page 90 Page 90 Page 93 Page 95 Page 95	
Dx33 (bx53) TCCR0B FOC0A FOC0B - - WGM02 CS02 CS01 CS00 0x32 (bx52) TCNT0 - - WGM02 CS02 CS01 CS00 0x31 (bx51) OSCCAL CAL7 CAL6 CAL4 CAL3 CAL2 CAL1 CAL0 0x30 (bx50) TCCR0A COM0A1 COM0A0 COM0B1 COM0B0 - WGM01 WGM01 0x2E (bx4E) TCCR1B COT11 COM1A1 COM1B1 COM1B0 - WGM11 WGM10 0x2E (bx4B) TCR1B FOC1A FOC1B - - WGM12 CS12 CS11 CS10 0x2E (bx4B) OCR1A Timer/Counter1 - Output Compare Register A - <	Page 93 Page 94 Page 28 Page 90 Page 90 Page 93 Page 95 Page 95	
0x32 (0x52) TCNT0 Timer/Counter0 0x31 (0x51) OSCCAL CAL7 CAL6 CAL4 CAL3 CAL2 CAL1 CAL0 0x30 (0x50) TCCR0A COM0A1 COM0A0 COM0B1 COM0B0 - WGM01 WGM01 WGM00 0x2F (0x4F) TCCR1A COM1A1 COM1A0 COM1B1 COM1B0 - WGM11 WGM01 WGM10 WGM10 WGM10 WGM11 WGM10 WGM10 WGM11 WGM10 WGM10 WGM10 WGM11 WGM10 WGM10 WGM10 WGM10 WGM10 WGM10 WGM10 WGM10 WGM10 WGM11 WGM10 WGM11 WGM10 WGM11 WGM10 WGM11 WGM10 WGM14 WGM10 WGM14 Kesserved Timer/Counter1 - Output Compare Register A WGM14 Kesserved - - WGM17 WUM14 WGM14 WGM14 WGM14 WGM14	Page 94 Page 28 Page 90 Page 90 Page 93 Page 95 Page 95	
0x31 (0x51) OSCCAL CAL CAL3 CAL3 CAL2 CAL1 CAL0 0x30 (0x50) TCCR0A COM0A1 COM0A0 COM0B1 COM0B0 - WGM01 WGM01 0x26 (0x4F) TCCR1A COM1A0 COM1B1 COM1B1 COM1B0 - WGM01 WGM01 0x26 (0x4F) TCCR1A FOC1A FOC1B - - WGM12 CS12 CS11 CS10 0x26 (0x4C) OCR1A Timer/Counter1 - Output Compare Register A -	Page 28 Page 90 Page 90 Page 93 Page 95 Page 95	
0x30 (bx50) TCCR0A COM0A1 COM0A0 COM0B1 COM0B0 - WGM01 WGM00 0x2E (bx4F) TCCR1B FOC1A COM1A0 COM1B1 COM1B1 COM1D - WGM01 WGM01 WGM00 0x2E (bx4E) TCCR1B FOC1A FOC1A COM1A1 WGM11 WGM11 </td <td>Page 90 Page 90 Page 93 Page 95 Page 95</td>	Page 90 Page 90 Page 93 Page 95 Page 95	
0x2F (0x4F) TCCR1A COM1A1 COM1A0 COM1B1 COM1B0	Page 90 Page 93 Page 95 Page 95	
0x2E (0x4E) TCCR1B FOC1A FOC1B - - WGM12 CS12 CS11 CS10 0x2D (0x4D) TCNT1 Timer/Counter1 - - WGM12 CS12 CS11 CS10 0x2C (0x4D) OCR1A Timer/Counter1 - <	Page 93 Page 95 Page 95	
0x2D (0x4D) TCNT1 Timer/Counter1 Output Compare Register A 0x2D (0x4C) OCR1A Timer/Counter1 - Output Compare Register A	Page 95 Page 95	
0x2B (0x4B) OCR1B Timer/Counter1 – Output Compare Register B 0x2A (0x4A) Reserved -	÷	
Ox2A (0x4A) Reserved -	Page 95	
0x29 (0x49) Reserved - - 0x28 (0x48) Reserved -		
0x28 (0x48) Reserved - 0x27 (0x47) DWDR DWDR[7:0] - 0x26 (0x46) CLKPR CLKPCE - - CLKPS3 CLKPS2 CLKPS1 CLKPS0 0x25 (0x45) Reserved - - CLKPS3 CLKPS2 CLKPS1 CLKPS0 0x24 (0x44) Reserved - - - - - - PSR10 0x22 (0x42) Reserved - - - - - PSR10 0x22 (0x42) Reserved - - - - - PSR10 0x22 (0x42) Reserved - - - - PSR10 PSR10 0x22 (0x41) WDFS WDIF WDIE WDP3 WDE WDP1 WDP0 0x22 (0x41) PCINST15 PCINT14 PCINT13 PCINT12 PCINT10 PCINT8 WD1 0x1F (0x3E) EEAR - - EEAR5 EEAR4 EEAR3 EEAR1 <td></td>		
0x27 (0x47) DWDR DWDR[7:0] 0x26 (0x46) CLKPR CLKPCE - - CLKPS3 CLKPS1 CLKPS0 0x25 (0x45) Reserved - - CLKPS3 CLKPS1 CLKPS0 0x24 (0x44) Reserved - - - - - 0x23 (0x43) GTCCR TSM - - - - PSR10 0x22 (0x42) Reserved - - - - PSR10 0x22 (0x41) WDTCSR WDIF WDIE WDP3 WDCE WDE WDP1 WDP0 0x21 (0x41) WDTCSR WDIF WDIE WDP3 WDCE WDE WDP1 WDP0 0x12 (0x42) Reserved - <td></td>		
0x26 (0x46) CLKPR CLKPCE - - CLKPS3 CLKPS2 CLKPS1 CLKPS0 0x25 (0x45) Reserved - PSR10 0x21 (0x41) WDTCSR WDIF WDIE WDP3 WDCE WDE WDP1 WDP0 PCINT8 - - - - PCINT10 PCINT9 PCINT8 -		
0x25 (0x45) Reserved - 0x24 (0x44) Reserved - - 0x23 (0x43) GTCCR TSM - - - 0x22 (0x42) Reserved - - - PSR10 0x22 (0x42) Reserved - - - - PSR10 0x21 (0x41) WDTCSR WDIF WDIE WDP3 WDCE WDE WDP1 WDP0 0x20 (0x40) PCMSK1 PCINT15 PCINT14 PCINT13 PCINT12 PCINT10 PCINT8 0x1F (0x3F) Reserved - <td>Page 132</td>	Page 132	
0x24 (0x44) Reserved - - - - - PSR10 0x23 (0x43) GTCCR TSM - - - - - PSR10 0x22 (0x42) Reserved - - - - PSR10 0x21 (0x41) WDTCSR WDIF WDIE WDP3 WDCE WDE WDP2 WDP1 WDP0 0x20 (0x40) PCMSK1 PCINT15 PCINT14 PCINT13 PCINT12 PCINT11 PCINT9 PCINT8 0x1F (0x3F) Reserved - - EEAR3 EEAR2 EEAR1 EEAR0 0x1D (0x3D) EEDR - - EEPRMData Register - - - EEPROM Data Register - - - - - - - EEPROM Data Register - - - EEPROM Data Register - - - EEPR1 EENPC EEPE EERE - - - - - - - <td>Page 28</td>	Page 28	
0x23 (0x43) GTCCR TSM - - - - - - PSR10 0x22 (0x42) Reserved - - - - - PSR10 0x21 (0x41) WDTCSR WDIF WDIE WDP3 WDCE WDE WDP2 WDP1 WDP0 0x20 (0x40) PCMSK1 PCINT15 PCINT14 PCINT13 PCINT12 PCINT10 PCINT9 PCINT8 0x1F (0x3F) Reserved - - EEAR - - EEAR5 EEAR4 EEAR3 EEAR2 EEAR1 EEAR0 0x1D (0x3D) EEDR - - EEPM1 EEPM0 Data Register - - - EEPR0M Data Register - - - EERE EAR1 PORTA1 PORTA1 PORTA0 - - - EEPM1 EEPM0 EERE EEPE EERE - - - EEPM1 EEMP2 PORTA1 PORTA0 DA11 DDA10 DA11		
0x22 (0x42) Reserved - 0x21 (0x41) WDTCSR WDIF WDIE WDP3 WDCE WDE WDP2 WDP1 WDP0 0x20 (0x40) PCMSK1 PCINT15 PCINT14 PCINT13 PCINT12 PCINT11 PCINT10 PCINT9 PCINT8 0x1F (0x3F) Reserved - - EEAR5 EEAR4 EEAR3 EEAR2 EEAR1 EEAR0 0x1D (0x3D) EEDR - - EEPM0 EERIE EEMPE EERE 0x1G (0x3C) EECR - - EEPM1 EEPM0 EERIE EEMPE EERE 0x1B (0x3B) PORTA PORTA6 PORTA5 PORTA4 PORTA2 PORTA1 PORTA0 0x14 (0x3A) DDRA DDA7 DDA6 DDA3 DDA2 DDA1 DDA0 0x18 (0x38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB0 PORTB0 0x18 (0x38) PORTB PORTB7 <td></td>		
0x21 (0x41)WDTCSRWDIFWDIEWDP3WDCEWDEWDP2WDP1WDP00x20 (0x40)PCMSK1PCINT15PCINT14PCINT13PCINT12PCINT11PCINT10PCINT9PCINT80x1F (0x3F)Reserved	Page 99	
0x20 (0x40)PCMSK1PCINT15PCINT14PCINT13PCINT12PCINT11PCINT10PCINT9PCINT80x1F (0x3F)ReservedEEAR5EEAR4EEAR3EEAR2EEAR1EEAR00x1E (0x3E)EEAREEAR5EEAR4EEAR3EEAR2EEAR1EEAR00x1D (0x3D)EEDREEPROM Data RegisterEEPROM Data Register0x1C (0x3C)EECREEPM1EEPM0EERIEEEMPEEEPEEERE0x1B (0x3B)PORTAPORTA7PORTA6PORTA5PORTA4PORTA3PORTA2PORTA1PORTA00x1A (0x3A)DDRADDA7DDA6DDA5DDA4DDA3DDA2DDA1DDA00x19 (0x39)PINAPINA7PINA6PINA5PINA4PINA3PINA2PINA1PINA00x18 (0x38)PORTBPORTB7PORTB6PORTB5PORTB4PORTB3PORTB2PORTB1PORTB00x17 (0x37)DDRBDDB7DDB6DDB5DDB4DDB3DDB2DDB1DDB00x16 (0x36)PINBPINB7PINB6PINB5PINB4PINB3PINB2PINB1PINB00x14 (0x34)GPIOR1General Purpose I/O Register 1General Purpose I/O Register 1		
0x1F (0x3F) Reserved - - 0x1E (0x3E) EEAR - - EEAR5 EEAR4 EEAR3 EEAR2 EEAR1 EEAR0 0x1D (0x3D) EEDR - - EEPROM Data Register - - EEPROM Data Register - 0x1C (0x3C) EECR - - EEPM1 EEPM0 EERIE EEMPE EEPE EERE 0x1B (0x3B) PORTA PORTA7 PORTA6 PORTA5 PORTA4 PORTA3 PORTA2 PORTA1 PORTA0 0x1A (0x3A) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 0x19 (0x39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 0x18 (0x38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 0x17 (0x37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 0x16 (0x36) PINB PINB7 <t< td=""><td>Page 54</td></t<>	Page 54	
Dx1E (0x3E)EEAREEAR5EEAR4EEAR3EEAR2EEAR1EEAR00x1D (0x3D)EEDREEDREEPROM Data RegisterEEPROM Data RegisterEEPROM Data RegisterEEPROM Data RegisterEEPROM Data Register0x1C (0x3C)EECREEPM1EEPM0EERIEEEMPEEEPEEERE0x1B (0x3B)PORTAPORTA7PORTA6PORTA5PORTA4PORTA3PORTA2PORTA1PORTA00x1A (0x3A)DDRADDA7DDA6DDA5DDA4DDA3DDA2DDA1DDA00x19 (0x39)PINAPINA7PINA6PINA5PINA4PINA3PINA2PINA1PINA00x18 (0x38)PORTBPORTB7PORTB6PORTB5PORTB4PORTB3PORTB2PORTB1PORTB00x17 (0x37)DDRBDDB7DDB6DDB5DDB4DDB3DDB2DDB1DDB00x16 (0x36)PINBPINB7PINB6PINB5PINB4PINB3PINB2PINB1PINB00x15 (0x35)GPIOR2General Purpose I/O Register 2Ox14 (0x34)GPIOR1General Purpose I/O Register 1General Purpose I/O Register 1	Page 61	
Ox1D (0x3D) EEDR EEPROM Data Register 0x1C (0x3C) EECR - - EEPM1 EEPM0 EERIE EEMPE EEPE EERE 0x1B (0x3B) PORTA PORTA7 PORTA6 PORTA5 PORTA4 PORTA3 PORTA2 PORTA1 PORTA0 0x1A (0x3A) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 0x19 (0x39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 0x18 (0x38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 0x17 (0x37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 0x16 (0x36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 0x15 (0x35) GPIOR1 General Purpose I/O Register 1 General Purpose I/O Register 1	Page 20	
Ox1C (0x3C)EECREEPM1EEPM0EERIEEEMPEEEPEEERE0x1B (0x3B)PORTAPORTA7PORTA6PORTA5PORTA4PORTA3PORTA2PORTA1PORTA00x1A (0x3A)DDRADDA7DDA6DDA5DDA4DDA3DDA2DDA1DDA00x19 (0x39)PINAPINA7PINA6PINA5PINA4PINA3PINA2PINA1PINA00x18 (0x38)PORTBPORTB7PORTB6PORTB5PORTB4PORTB3PORTB2PORTB1PORTB00x17 (0x37)DDRBDDB7DDB6DDB5DDB4DDB3DDB2DDB1DDB00x16 (0x36)PINBPINB7PINB6PINB5PINB4PINB3PINB2PINB1PINB00x15 (0x35)GPIOR2General Purpose I/O Register 2General Purpose I/O Register 1General Purpose I/O Register 1General Purpose I/O Register 1	Page 20 Page 21	
0x1B (0x3B)PORTAPORTA7PORTA6PORTA5PORTA4PORTA3PORTA2PORTA1PORTA00x1A (0x3A)DDRADDA7DDA6DDA5DDA4DDA3DDA2DDA1DDA00x19 (0x39)PINAPINA7PINA6PINA5PINA4PINA3PINA2PINA1PINA00x18 (0x38)PORTBPORTB7PORTB6PORTB5PORTB4PORTB3PORTB2PORTB1PORTB00x17 (0x37)DDR8DDB7DDB6DDB5DDB4DDB3DDB2DDB1DDB00x16 (0x36)PINBPINB7PINB6PINB5PINB4PINB3PINB2PINB1PINB00x15 (0x35)GPIOR2General Purpose I/O Register 2Ox14 (0x34)GPIOR1General Purpose I/O Register 1General Purpose I/O Register 1	Page 21	
0x1A (0x3A) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 0x19 (0x39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 0x18 (0x38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 0x17 (0x37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 0x16 (0x36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 0x15 (0x35) GPIOR2 General Purpose I/O Register 2	Page 78	
0x19 (0x39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 0x18 (0x38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 0x17 (0x37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 0x16 (0x36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 0x15 (0x35) GPIOR2	Page 78	
0x17 (0x37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 0x16 (0x36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 0x15 (0x35) GPIOR2 General Purpose I/O Register 2 V <	Page 78	
0x16 (0x36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 0x15 (0x35) GPIOR2 General Purpose I/O Register 2	Page 78	
0x15 (0x35) GPIOR2 General Purpose I/O Register 2 0x14 (0x34) GPIOR1 General Purpose I/O Register 1	Page 78	
0x14 (0x34) GPIOR1 General Purpose I/O Register 1	Page 78	
	Page 22	
0x13 (0x33) GPIOR0 General Purpose I/O Register 0	Page 22	
	Page 22	
0x12 (0x32) PCMSK0 PCINT7 PCINT6 PCINT5 PCINT4 PCINT3 PCINT2 PCINT1 PCINT0	Page 61	
0x11(0x31) Reserved		
	Page 111	
	Page 112	
	Page 112	
0x0D (0x2D) USICR USISIE USIOIE USIWM1 USIWM0 USICS1 USICS0 USICLK USITC 0x0C (0x2C) TIMSK1 - - - - OCIE1B OCIE1A TOIE1	÷	
OXOC (0X2C) TIMSK1 - - - - - OCIE1B OCIE1A TOE1 0x0B (0x2B) TIFR1 - - - - OCF1B OCF1A TOV1	Page 112	
OXOB (0x2B) TIFRI - - - - OCFTB OCFTA TOVT 0x0A (0x2A) Reserved - <td>Page 112 Page 96</td>	Page 112 Page 96	
OX04 (0.22A) Reserved - 0x09 (0x29) Reserved -	Page 112	
	Page 112 Page 96	
	Page 112 Page 96 Page 96	
	Page 112 Page 96 Page 96 Page 96	
	Page 112 Page 96 Page 96 Page 96 Page 113 Page 126	
	Page 112 Page 96 Page 96 Page 96	
	Page 112 Page 96 Page 96 Page 96 Page 113 Page 126 Page 127	
0x02 (0x22) Reserved –	Page 112 Page 96 Page 96 Page 113 Page 126 Page 127 Page 128	
0x01 (0x21) DIDR0 AIN1D AIN0D ADC3D ADC2D ADC1D ADC0D Page	Page 112 Page 96 Page 96 Page 113 Page 126 Page 127 Page 128 Page 128 Page 128	
0x00 (0x20) PRR PRE2 PRE1 PRE0 – PRTIM1 PRTIM0 PRUSI PRADC	Page 112 Page 96 Page 96 Page 113 Page 126 Page 127 Page 128 Page 128 Page 128	





- Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
 - 2. I/O Registers within the address range 0x00 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
 - Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operation the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

5. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND I	OGIC INSTRUCTIONS	3			
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:RdI ← Rdh:RdI + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 - Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register		Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow 0xFF$	None	1
BRANCH INSTRUC	1	Deletion luma	DO DO H A	News	
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP	k	Indirect Jump to (Z)	$PC \leftarrow Z$	None None	2
RCALL	к	Relative Subroutine Call	$PC \leftarrow PC + k + 1$		
ICALL RET		Indirect Call to (Z) Subroutine Return	$PC \leftarrow Z$ $PC \leftarrow STACK$	None None	3
RETI		Interrupt Return	$PC \leftarrow STACK$ $PC \leftarrow STACK$	None	4
CPSE	Rd,Rr	Compare, Skip if Equal	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1/2/3
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if $(Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if $(Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if $(P(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if $(P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then $PC \leftarrow PC+k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then $PC \leftarrow PC+k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N \oplus V= 0) then PC \leftarrow PC + k + 1	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC \leftarrow PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC \leftarrow PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC \leftarrow PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC \leftarrow PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC \leftarrow PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC \leftarrow PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC \leftarrow PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC \leftarrow PC + k + 1	None	1/2
BIT AND BIT-TEST			1	1	
	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
SBI					-
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
CBI LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
CBI					





Mnemonics	Operands	Description	Operation	Flags	#Clocks
ROR	Rd	Rotate Right Through Carry	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	Rd(n) ← Rd(n+1), n=06	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	S	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	1 ← 1	1	1
CLI		Global Interrupt Disable		1	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	$V \leftarrow 1$	V	1
CLV		Clear Twos Complement Overflow	V ← 0	-	1
SET		Set T in SREG	T ← 1	T	1
CLT		Clear T in SREG	$T \leftarrow 0$ $H \leftarrow 1$	Т	1
SEH CLH		Set Half Carry Flag in SREG Clear Half Carry Flag in SREG	$H \leftarrow 1$ $H \leftarrow 0$	н	1
DATA TRANSFER I	NSTRUCTIONS	Gioar Flair Carly Flay III SNEG	11 - U		1
MOV	Rd, Rr	Move Retween Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Move Between Registers Copy Register Word	$Rd \leftarrow Ri$ Rd+1:Rd \leftarrow Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect and Fre-Dec.	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, - Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$Rd \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	$(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$	None	2
ST	- X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	$(Y + q) \leftarrow Rr$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	$(Z + q) \leftarrow Rr$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow Rr$	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z+1$	None	3
SPM		Store Program Memory	(z) ← R1:R0	None	
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	$STACK \leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
MCU CONTROL INS	STRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
		Watchdog Reset	(see specific descr. for WDR/Timer)	None	1
WDR		Watchdog Reset	(ace apecilic deach. for work filler)	None	

6. Ordering Information

6.1 ATtiny43U

Speed (MHz)	Power Supply	Ordering Code ⁽¹⁾	Package ⁽²⁾	Operational Range
8		ATtiny43U-MU	20M1	Industrial
	1.8 - 5.5V ⁽³⁾	ATtiny43U-SU	20S2	(-40°C to 85°C)

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

Supply voltage on V_{CC} pin, boost converter disregarded. When boost converter is active the device can be operated from voltages sources lower than indicated here. See table "Characteristics of Boost Converter. T = -20°C ... +85°C, unless otherwise noted" on page 159 for more information.


Package Type			
20M1	20-pad, 4 x 4 x 0.8 mm Body, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)		
20S2	20-lead, 0.300" Wide Body, Plastic Gull Wing Small Outline Package (SOIC)		






7. Packaging Information

7.1 20M1



12 ATtiny43U







8.	Errata	
		The revision letter in this section refers to the revision of the ATtiny43U device.
8.1	ATtiny43U	
8.1.1	Rev. C	Increased Probability of Boost Converter Entering Active Low Current Mode
		1. Increased Probability of Boost Converter Entering Active Low Current Mode The boost converter may enter and stay in Active Low Current Mode at supply voltages and load currents higher than those specified. This is due to high switching currents in bonding wires of the SOIC package. Devices packaged in MLF are not affected.
		Problem Fix / Workaround Add a 1.5nF capacitor between pins LSW and GND of the SOIC package. Also, increase the value of the by-pass capacitor between pins V_{CC} and GND to at least 30µF.
		Alternatively, use the device in MLF, without modifications.
8.1.2	Rev. B	Not sampled.
8.1.3	Rev. A	Not sampled.

9. Datasheet Revision History

9.1 Rev. 8048B-03/09

1. Updated Data retention bullet in "Features" on page 1.

9.2 Rev. 8048A-02/09

1. Initial revision.





Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

International

Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Product Contact

Web Site www.atmel.com Technical Support avr@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2009 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.