


# 8 Pin 5 Tap High Speed CMOS (HCT) Compatible Active Delay Lines

Delays are $\pm 5\%$ or $\pm 2$ nS†					DIP Part Number	SMD Part Number	Delays are $\pm 5\%$ or $\pm 2$ nS†					DIP Part Number	SMD Part Number
Tap		Total					Tap		Total				
12*	17	22	27	32	EPA1130-32	EPA1130G-32	20	40	60	80	100	EPA1130-100	EPA1130G-100
12*	18	24	30	36	EPA1130-36	EPA1130G-36	25	50	75	100	125	EPA1130-125	EPA1130G-125
12*	19	26	33	40	EPA1130-40	EPA1130G-40	30	60	90	120	150	EPA1130-150	EPA1130G-150
12*	20	28	36	44	EPA1130-44	EPA1130G-44	35	70	105	140	175	EPA1130-175	EPA1130G-175
12*	21	30	39	48	EPA1130-48	EPA1130G-48	40	80	120	160	200	EPA1130-200	EPA1130G-200
12*	22	32	42	52	EPA1130-52	EPA1130G-52	50	100	150	200	250	EPA1130-250	EPA1130G-250
12*	24	36	48	60	EPA1130-60	EPA1130G-60	60	120	180	240	300	EPA1130-300	EPA1130G-300
15	30	45	60	75	EPA1130-75	EPA1130G-75	70	140	210	280	350	EPA1130-350	EPA1130G-350
							100	200	300	400	500	EPA1130-500	EPA1130G-500

† Whichever is greater. Delay times referenced from input to leading edges at 25°C, 5.0V.

\* Inherent Delay



DC Electrical Characteristics					
Parameter	Test Conditions	Min	Max	Unit	
V <sub>IH</sub>	High Level Input Voltage	V <sub>CC</sub> = 4.5 to 5.5		2.0	Volt
V <sub>IL</sub>	Low Level Input Voltage	V <sub>CC</sub> = 4.5 to 5.5		0.8	Volt
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = 4.5V, I <sub>O</sub> = -4.0mA @ V <sub>IH</sub> or V <sub>IL</sub>		4.0	Volt
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = 4.5V, I <sub>O</sub> = 4.0mA @ V <sub>IH</sub> or V <sub>IL</sub>		0.3	Volt
I <sub>L</sub>	Input Leakage Current	V <sub>CC</sub> = 5.5V @ V <sub>IH</sub> or V <sub>IL</sub>		±1.0	uA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 5.5V, V <sub>I</sub> = 0		15	mA
T <sub>RO</sub>	Output Rise Time	(0.75 - 2.4 Volts)		4	nS
N <sub>H</sub>	High Fanout	V <sub>CC</sub> = 5.5V, V <sub>OH</sub> = 4.0V		10	LSTTL Load



Input Pulse Test Conditions @ 25°C				Unit
E <sub>I</sub>	Pulse Input Voltage	3.2	Volts	
PW	Pulse Width % of Total Delay	150	%	
T <sub>RI</sub>	Input Rise Time (0.75 - 2.4 Volts)	2.0	nS	
PRR	Pulse Repetition Rate @ PW ≤ 500nS	1.0	MHz	
	Pulse Repetition Rate @ PW > 500nS	100	KHz	
V <sub>CC</sub>	Supply Voltage	5.0	Volts	

Recommended Operating Conditions				Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage	4.5	5.5	Volt		
V <sub>I</sub>	DC Input Voltage Range	0	V <sub>CC</sub>	Volt		
V <sub>O</sub>	DC Output Voltage Range	0	V <sub>CC</sub>	Volt		
I <sub>O</sub>	DC Output Source/Sink Current		25	mA		
PW*	Pulse Width % of Total Delay	40		%		
D*	Duty Cycle		40	%		
T <sub>A</sub>	Operating Free Air Temperature	0	70	°C		

\*These two values are inter-dependent.



DSA1130/G Rev. B 3/27/01

QAF-CSO1a Rev. B 8/25/94

Unless Otherwise Noted Dimensions in Inches

Tolerances:  
 Fractional = ± 1/32  
 .XX = ± .030    .XXX = ± .010



16799 SCHOENBORN ST.  
 NORTH HILLS, CA 91343  
 TEL: (818) 892-0761  
 FAX: (818) 894-5791 **29**