

SANYO Semiconductors DATA SHEET

LC872G08A LC872G06A LC872G04A

CMOS IC 8K/6K/4K-byte ROM and 256-byte RAM integrated 8-bit 1-chip Microcontroller

Overview

The SANYO LC872G08A/06A/04A is an 8-bit microcomputer that, centered around a CPU running at a minimum bus cycle time of 83.3ns, integrates on a single chip a number of hardware features such as 8K/6K/4K-byte ROM, 256-byte RAM, sophisticated 16-bit timers/counters (may be divided into 8-bit timers), a 16-bit timer/counter (may be divided into 8-bit timers/counters or 8-bit PWMs), two 8-bit timers with a prescaler, a base timer serving as a time-of-day clock, a high-speed clock counter, a synchronous SIO interface, an asynchronous/synchronous SIO interface, a UART interface (full duplex), a 12-bit/8-bit 8-channel AD converter, a system clock frequency divider, an internal reset and a 18-source 10-vector interrupt feature.

Features

■ROM

- 8192 × 8 bits (LC872G08A)
- 6144 × 8 bits (LC872G06A)
- 4096 × 8 bits (LC872G04A)

■RAM

• 256 × 9 bits (LC872G08A/06A/04A)

- Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
- Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

SANYO Semiconductor Co., Ltd.

www.semiconductor-sanyo.com/network

■Minimum Bus Cycle

- 83.3ns (12MHz at V_{DD}=2.7V to 5.5V)
- 100ns (10MHz at V_{DD}=2.2V to 5.5V)
- 250ns (4MHz at V_{DD}=1.8V to 5.5V)

Note: The bus cycle time here refers to the ROM read speed.

■Minimum Instruction Cycle Time

- 250ns (12MHz at V_{DD}=2.7V to 5.5V)
- 300ns (10MHz at VDD=2.2V to 5.5V)
- 750ns (4MHz at V_{DD}=1.8V to 5.5V)

■Ports

• Normal withstand voltage I/O ports

Ports I/O direction can be designated in 1-bit units 11 (P1n, P20, P21, P70)

Ports I/O direction can be designated in 4-bit units 8 (P0n)

• Dedicated oscillator ports/input ports 2 (CF1/XT1, CF2/XT2)

• Reset pin 1 (RES)

• Power pins 2 (V_{SS}1, V_{DD}1)

■Timers

• Timer 0: 16-bit timer/counter with a capture register.

Mode 0: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register) × 2 channels

Mode 1: 8-bit timer with an 8-bit programmable prescaler (with an 8-bit capture register)

+ 8-bit counter (with an 8-bit capture register)

Mode 2: 16-bit timer with an 8-bit programmable prescaler (with a 16-bit capture register)

Mode 3: 16-bit counter (with a 16-bit capture register)

• Timer 1: 16-bit timer/counter that supports PWM/toggle outputs

Mode 0: 8-bit timer with an 8-bit prescaler (with toggle outputs) + 8-bit timer/

counter with an 8-bit prescaler (with toggle outputs)

Mode 1: 8-bit PWM with an 8-bit prescaler × 2 channels

Mode 2: 16-bit timer/counter with an 8-bit prescaler (with toggle outputs)

(toggle outputs also possible from the lower-order 8 bits)

Mode 3: 16-bit timer with an 8-bit prescaler (with toggle outputs)

(The lower-order 8 bits can be used as PWM)

- Timer 6: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Timer 7: 8-bit timer with a 6-bit prescaler (with toggle outputs)
- Base timer
 - 1) The clock is selectable from the subclock (32.768kHz crystal oscillation), system clock, and timer 0 prescaler output.
 - 2) Interrupts are programmable in 5 different time schemes

■High-Speed Clock Counter

- Can count clocks with a maximum clock rate of 20MHz (at a main clock of 10MHz).
- Can generate output real time.

■SIO

- SIO0: 8-bit Synchronous serial interface
 - 1) LSB first/MSB first mode selectable
 - 2) Built-in 8-bit baudrate generator (maximum transfer clock cycle=4/3tCYC)
- SIO1: 8-bit asynchronous/synchronous serial interface
 - Mode 0: Synchronous 8-bit serial I/O (2- or 3-wire configuration, 2 to 512 tCYC transfer clocks)
 - Mode 1: Asynchronous serial I/O (half-duplex, 8 data bits, 1 stop bit, 8 to 2048 tCYC baudrates)
 - Mode 2: Bus mode 1 (start bit, 8 data bits, 2 to 512 tCYC transfer clocks)
 - Mode 3: Bus mode 2 (start detect, 8 data bits, stop detect)

■UART

- Full duplex
- 7/8/9 bit data bits selectable
- 1 stop bit (2 bits in continuous data transmission)
- Built-in baudrate generator
- \blacksquare AD Converter: 12 bits/8 bits \times 8 channels
 - 12 bits/8 bits AD converter resolution selectable
- ■Remote Control Receiver Circuit (sharing pins with P15, SCK1, INT3, and T0IN)
 - Noise rejection function (noise filter time constant selectable from 1 tCYC, 32 tCYC, and 128 tCYC)

■Clock Output Function

- Can generate clock outputs with a frequency of 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 of the source clock selected as the system clock.
- Can generate the source clock for the subclock

■Watchdog Timer

- External RC watchdog timer
- Interrupt and reset signals selectable

■Interrupts

- 18 sources, 10 vector addresses
 - 1) Provides three levels (low (L), high (H), and highest (X)) of multiplex interrupt control. Any interrupt requests of the level equal to or lower than the current interrupt are not accepted.
 - 2) When interrupt requests to two or more vector addresses occur at the same time, the interrupt of the highest level takes precedence over the other interrupts. For interrupts of the same level, the interrupt into the smallest vector address takes precedence.

No.	Vector Address	Level	Interrupt Source
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/base timer
5	00023H	H or L	тон
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0/UART1 receive
8	0003BH	H or L	SIO1/UART1 transmit
9	00043H	H or L	ADC/T6/T7
10	0004BH	H or L	Port 0

- Priority levels X > H > L
- Of interrupts of the same level, the one with the smallest vector address takes precedence.
- ■Subroutine Stack Levels: 128levels (The stack is allocated in RAM.)
- ■High-speed Multiplication/Division Instructions

16 bits × 8 bits
24 bits × 16 bits
16 bits ÷ 8 bits
24 bits ÷ 16 bits
16 bits ÷ 8 bits
16 bits ÷ 16 bits
17 tCYC execution time
18 tCYC execution time
19 tcYC execution time
10 tcYC execution time
10 tcYC execution time
11 tcYC execution time
12 tcYC execution time
13 tcYC execution time
14 tcYC execution time
15 tcYC execution time
16 tcYC execution time
17 tcYC execution time
18 tcYC execution time
19 tcYC execution time
10 tcYC execution time

■Oscillation Circuits

• Internal oscillation circuits

Low-speed RC oscillation circuit : For system clock (100kHz)
Medium-speed RC oscillation circuit : For system clock (1MHz)
Multifrequency RC oscillation circuit : For system clock (8MHz)

• External oscillation circuits

Hi-speed CF oscillation circuit: For system clock, with internal Rf

Low speed crystal oscillation circuit: For low-speed system clock, with internal Rf

- 1) The CF and crystal oscillation circuits share the same pins. The active circuit is selected under program control.
- 2) Both the CF and crystal oscillator circuits stop operation on a system reset. When the reset is released, only the CF oscillation circuit resumes operation.

■System Clock Divider Function

- Can run on low current.
- The minimum instruction cycle selectable from 300ns, 600ns, 1.2μs, 2.4μs, 4.8μs, 9.6μs, 19.2μs, 38.4μs, and 76.8μs (at a main clock rate of 10MHz).

■Internal Reset Function

- Power-on reset (POR) function
 - 1) POR reset is generated only at power-on time.
 - 2) The POR release level can be selected from 8 levels (1.67V, 1.97V, 2.07V, 2.37V, 2.57V, 2.87V, 3.86V, and 4.35V) through option configuration.
- Low-voltage detection reset (LVD) function
 - 1) LVD and POR functions are combined to generate resets when power is turned on and when power voltage falls below a certain level.
 - 2) The use/disuse of the LVD function and the low voltage threshold level (7 levels: 1.91V, 2.01V, 2.31V, 2.51V, 2.81V, 3.79V, 4.28V).

■Standby Function

- HALT mode: Halts instruction execution while allowing the peripheral circuits to continue operation.
 - 1) Oscillation is not halted automatically.
- HOLD mode: Suspends instruction execution and the operation of the peripheral circuits.
 - 1) The CF, RC, and crystal oscillators automatically stop operation.
 - 2) There are four ways of resetting the HOLD mode.
 - (1) Setting the reset pin to the lower level.
 - (2) System resetting by watchdog timer or low-voltage detection
 - (3) Having an interrupt source established at either INT0, INT1, INT2 or INT4
 - * INT0 and INT1 HOLD mode reset is available only when level detection is set.
 - (4) Having an interrupt source established at port 0.
- X'tal HOLD mode: Suspends instruction execution and the operation of the peripheral circuits except the base timer.
 - 1) The RC oscillator automatically stop operation.
 - 2) The state of crystal oscillations established when the X'tal HOLD mode is entered is retained.
 - 3) There are five ways of resetting the X'tal HOLD mode.
 - (1) Setting the reset pin to the low level.
 - (2) System resetting by watchdog timer or low-voltage detection.
 - (3) Having an interrupt source established at either INT0, INT1, INT2 or INT4
 - * INT0 and INT1 HOLD mode reset is available only when level detection is set.
 - (4) Having an interrupt source established at port 0.
 - (5) Having an interrupt source established in the base timer circuit.

Note: Available only when X'tal oscillation is selected.

■Package Form

• MFP24S (300mil): Lead-free type

• SSOP24 (225mil): Lead-free type (Development)

■Development Tools

 $\bullet \ On\text{-}chip \ debugger: TCB87 \ TypeB + LC87D2G08A \\$

TCB87 TypeB + LC87F2G08A


Note: LC87F2G08A has an On-chip debugger but its function is limited.

■Flash ROM Version

• LC87F2G08A

Package Dimensions


unit : mm (typ) 3112B




Package Dimensions

unit: mm (typ)

3287



Pin Assignment




SANYO: MFP24S (300mil) "Lead-free Type" SANYO: SSOP24 (225mil) "Lead-free Type" (Development)

MFP24S SSOP24	NAME				
1	P70/INT0/T0LCP/AN8				
2	RES				
3	V _{SS} 1				
4	CF1/XT1				
5	CF2/XT2				
6	V _{DD} 1				
7	P10/SO0				
8	P11/SI0/SB0				
9	P12/SCK0				
10	P13/SO1				
11	P14/SI1/SB1				
12	P15/SCK1/INT3/T0IN				

MFP24S SSOP24	NAME
13	P16/T1PWML/INT2/T0IN
14	P17/T1PWMH/BUZ/INT1/T0HCP
15	P20/UTX/INT4/T1IN
16	P21/URX/INT4/T1IN
17	P00/AN0
18	P01/AN1
19	P02/AN2
20	P03/AN3
21	P04/AN4
22	P05/AN5/CKO
23	P06/AN6/T6O
24	P07/T7O

System Block Diagram



Pin Description

Pin Name	I/O			Des	cription			Option				
V _{SS} 1	-	- Power supply	pin					No				
V _{DD} 1	-	+ Power supply	pin					No				
Port 0	I/O	• 8-bit I/O port										
P00 to P07		I/O specifiable	in 4-bit units									
1 00 10 1 01		Pull-up resistor	ors can be turned	on and off in 4-	bit units.							
		HOLD reset in										
		Port 0 interrup	ot input					Vaa				
		• Pin functions						Yes				
		P05: System of	clock output									
		P06: Timer 6 t	oggle output									
		P07: Timer 7 t	oggle output									
		P00(AN0) to F	06(AN6): AD con	verter input								
Port 1	I/O	• 8-bit I/O port										
P10 to P17		I/O specifiable	in 1-bit units									
		Pull-up resistor	ors can be turned	on and off in 1-	bit units.							
		• Pin functions										
		P10: SIO0 dat	a output									
		P11: SIO0 dat	a input/bus I/O									
		P12: SIO0 clo	P12: SIO0 clock I/O									
		P13: SIO1 dat	a output									
		P14: SIO1 dat	a input / bus I/O									
		P15: SIO1 clo	ck I/O / INT3 inpu	t (with noise filt	er) / timer 0 ever	it input / timer 0H	d capture input					
		P16: Timer 1F	WML output / IN	Γ2 input/HOLD	reset input/timer	0 event input / ti	mer 0L capture	Yes				
		input						100				
		P17: Timer 1P	WMH output / be	eper output / IN	T1 input / HOLD	reset input / tim	er 0H capture					
		input	•									
		Interrupt ackno	owledge type									
					Rising &		T					
			Rising	Falling	Falling	H level	L level					
		INT1	enable	enable	disable	enable	enable					
		INT2	enable	enable	enable	disable	disable					
		INT3	enable	enable	enable	disable	disable					
Port 2	I/O	• 2-bit I/O port										
P20 to P21		I/O specifiable	in 1-bit units									
F20 10 F21		-	ors can be turned	on and off in 1-	bit units.							
		Pin functions										
		P20: UART tra	ansmit									
		P21: UART re										
			T4 input / HOLD	reset input / tim	er 1 event innut	/ timer 0L captur	e innut / timer	Vas				
			H capture input	reset input / tim	ici i eveni input	, timer of captar	c input / timer	Yes				
			owledge types									
		interrupt ackno	wieuge types		Dioin ~ 0	1						
			Rising	Falling	Rising &	H level	L level					
					Falling							
	1	INT4	enable	enable	enable	disable	disable					

Continued on next page.

Continued from preceding page.

Pin Name	I/O			Des	cription				Option
Port 7 P70	I/O	1-bit I/O port I/O specifiable i Pull-up resistors Pin functions P70: INT0 input P70(AN8): AD of Interrupt acknow INT0	s can be turned / HOLD reset in converter input	on and off in 1-	bit units.	atchdog timer of H level enable	L level enable		No
RES	I/O	External reset inp	out / internal res	et output					No
CF1/XT1	I	Pin function	Ceramic resonator or 32.768kHz crystal oscillator input pin						No
CF2/XT2	I/O	Ceramic resona Pin function General-purpose		Iz crystal oscilla	tor output pin				No

Port Output Types

The table below lists the types of port outputs and the presence/absence of a pull-up resistor.

Data can be read into any input port even if it is in the output mode.

Port Name	Option selected in units of	Option type	Output type	Pull-up resistor
P00 to P07	1 bit	1	CMOS	Programmable (Note 1)
		2	Nch-open drain	No
P10 to P17	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P20 to P21	1 bit	1	CMOS	Programmable
		2	Nch-open drain	Programmable
P70	-	No	Nch-open drain	Programmable

Note 1: The control of the presence or absence of the programmable pull-up resistors for port 0 and the switching between low-and high-impedance pull-up connection is exercised in nibble (4-bit) units (P00 to 03 or P04 to 07).

User Option Table

Option Name	Option Type	Mask Version *1	Flash Version	Option Selected in Units of	Option Selection
Port output form	P00 to P07	0	0	1 bit	CMOS
					Nch-open drain
	P10 to P17	0	0	1 bit	CMOS
					Nch-open drain
	P20 to P21	0	0	1 bit	CMOS
					Nch-open drain
Program start	-	×	0	-	00000h
address		*2			01E00h
Low-voltage	Detect function	0	0	-	Enable:Use
detection reset					Disable:Not Used
function	Detect level	0	0	-	7-level
Power-on reset function	Power-On reset level	0	0	-	8-level

^{*1:} Mask option selection – No change possible after mask is completed.

^{*2:} Program start address of the mask version is 00000h.

Recommended Unused Pin Connections

Port Name	Recommended Unused Pin Connections					
Port Name	Board	Software				
P00 to P07	Open	Output low				
P10 to P17	Open	Output low				
P20 to P21	Open	Output low				
P70	Open	Output low				
CF1/XT1	Pulled low with a 100kΩ resistor or less	General-purpose input port				
CF2/XT2	Pulled low with a 100kΩ resistor or less	General-purpose input port				

Notes on CF1/XT1 and CF2/XT2 pins


- When using as general-purpose input ports Since the CF1/XT1 and CF2/XT2 pins are configured as CF oscillator pins at system reset time, it is necessary to add a current limiting resistor of $1k\Omega$ or greater to the CF2/XT2 pin in series when using them as general-purpose input pins.
- Differences between flash and mask ROM version

		System Reset Time State	After System Reset is Released
Flash ROM version	CF1/XT1	Set high via the internal Rf resistor	CF oscillation state
LC87F2G08A	CF2/XT2	Set high	CF oscillation state
Mask ROM version	CF1/XT1	Set low via the internal Rf resistor	CF oscillation state
LC872G08A/06A/04A	CF2/XT2	Set low	CF oscillation state

Power Pin Treatment Recommendations (VDD1, VSS1)

Connect bypass capacitors that meet the following conditions between the V_{DD}1 and V_{SS}1 pins:

- Connect among the V_{DD}1 and V_{SS}1 pins and bypass capacitors C1 and C2 with the shortest possible heavy lead wires, making sure that the impedances between the both pins and the bypass capacitors are as equal as possible (L1=L1', L2=L2').
- Connect a large-capacity capacitor C1 and a small-capacity capacitor C2 in parallel. The capacitance of C2 should be approximately 0.1µF.



Absolute Maximum Ratings at Ta = 25°C, $V_{SS}1 = 0V$

	Darameter	Symbol	Pin/Remarks	Conditions			Specif	ication	
	Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	ximum supply tage	V _{DD} max	V _{DD} 1			-0.3		+6.5	
Inp	out voltage	VI	CF1, CF2			-0.3		V _{DD} +0.3	V
	out/output tage	V _{IO}	Ports 0, 1, 2, P70			-0.3		V _{DD} +0.3	
nt	Peak output current	IOPH	Ports 0, 1, 2	CMOS output select Per 1 applicable pin		-10			
High level output current	Mean output current (Note 1-1)	IOMH	Ports 0, 1, 2	CMOS output select Per 1 applicable pin		-7.5			
vel o	Total output	ΣΙΟΑΗ(1)	P10 to P14	Total of all applicable pins		-20			
High le	current	ΣΙΟΑΗ(2)	Ports 0, 2 P15 to P17	Total of all applicable pins		-20			
		ΣΙΟΑΗ(3)	Ports 0, 1, 2	Total of all applicable pins		-25			
	Peak output current	IOPL(1)	P02 to P07 Ports 1, 2	Per 1 applicable pin				20	
		IOPL(2)	P00, P01	Per 1 applicable pin				30	mA
Ħ		IOPL(3)	P70	Per 1 applicable pin				10	
Low level output current	Mean output current	IOML(1)	P02 to P07 Ports 1, 2	Per 1 applicable pin				15	
utbr	(Note 1-1)	IOML(2)	P00, P01	Per 1 applicable pin				20	
vel c		IOML(3)	P70	Per 1 applicable pin				7.5	
w le	Total output	ΣIOAL(1)	P10 to P14	Total of all applicable pins				50	
Lc	current	ΣIOAL(2)	Port 0, 2, P15 to P17	Total of all applicable pins				60	
		ΣIOAL(3)	Ports 0, 1, 2	Total of all applicable pins				70	
		ΣIOAL(4)	P70	Total of all applicable pins				7.5	
	wer ssipation	Pd max(1)	MFP24S(300mil)	Ta=-40 to +85°C Package only				129	
	Dissipation	Pd max(2)		Ta=-40 to +85°C Package with thermal resistance board (Note 1-2)				229	mW
		Pd max(3)	SSOP24(225mil)	Ta=-40 to +85°C Package only				111	IIIVV
		Pd max(4)		Ta=-40 to +85°C Package with thermal resistance board (Note 1-2)				334	
	erating ambient	Topr				-40		+85	
	orage ambient nperature	Tstg				-55		+125	°C

Note 1-1: The mean output current is a mean value measured over $100 \mathrm{ms}$.

Note 1-2: SEMI standards thermal resistance board (size: 76.1×114.3×1.6tmm, glass epoxy) is used.

Allowable Operating Conditions at Ta = -40°C to +85°C, $V_{SS}1 = 0V$

Parameter	Symbol	Pin/Remarks	Conditions			Specific		
Farameter	Symbol	Fill/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Operating	V _{DD} (1)	V _{DD} 1	0.245μs ≤ tCYC ≤ 200μs		2.7		5.5	
supply voltage	V _{DD} (2)		0.294μs ≤ tCYC ≤ 200μs		2.2		5.5	
	V _{DD} (3)		0.735μs ≤ tCYC ≤ 200μs		1.8		5.5	
Memory sustaining supply voltage	VHD	V _{DD} 1	RAM and register contents sustained in HOLD mode.		1.6			
High level input voltage	V _{IH} (1)	Ports 1, 2, P70 port input/ interrupt side		1.8 to 5.5	0.3V _{DD} +0.7		V _{DD}	
	V _{IH} (2)	Ports 0		1.8 to 5.5	0.3V _{DD} +0.7		V_{DD}	
	V _{IH} (3)	Port 70 watchdog timer side		1.8 to 5.5	0.9V _{DD}		V_{DD}	V
	V _{IH} (4)	CF1, RES		1.8 to 5.5	0.75V _{DD}		V_{DD}	
Low level	V _{IL} (1)	Ports 1, 2,		4.0 to 5.5	V _{SS}		0.1V _{DD} +0.4	
input voltage		P70 port input/ interrupt side		1.8 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (2)	Ports 0		4.0 to 5.5	V _{SS}		0.15V _{DD} +0.4	
				1.8 to 4.0	V _{SS}		0.2V _{DD}	
	V _{IL} (3)	Port 70 watchdog timer side		1.8 to 5.5	V _{SS}		0.8V _{DD} -1.0	
	V _{IL} (4)	CF1, RES		1.8 to 5.5	V _{SS}		0.25V _{DD}	
Instruction	tCYC			2.7 to 5.5	0.245		200	
cycle time	(Note 2-1)			2.2 to 5.5	0.294		200	μs
				1.8 to 5.5	0.735		200	
External	FEXCF	CF1	CF2 pin open	2.7 to 5.5	0.1		12	
system clock frequency			System clock frequency division ratio=1/1	1.8 to 5.5	0.1		4	
			External system clock duty=50±5%					MHz
			CF2 pin open System clock frequency division ratio=1/2 External system clock duty=50±5%	3.0 to 5.5 2.0 to 5.5	0.2		24.4	
Oscillation frequency	FmCF(1)	CF1, CF2	12MHz ceramic oscillation. See Fig. 1.	2.7 to 5.5		12		
range (Note 2-2)	FmCF(2)	CF1, CF2	10MHz ceramic oscillation. See Fig. 1.	2.2 to 5.5		10		
	FmCF(3)	CF1, CF2	4MHz ceramic oscillation. CF oscillation normal amplifier size selected. (CFLAMP=0) See Fig. 1.	1.8 to 5.5		4		
			4MHz ceramic oscillation. CF oscillation low amplifier size selected. (CFLAMP=1) See Fig. 1.	2.2 to 5.5		4		MHz
	FmMRC		Frequency variable RC oscillation. 1/2 frequency division ratio. (RCCTD=0) (Note 2-3)	2.7 to 5.5	7.44	8.0	8.56	
	FmRC		Internal medium-speed RC oscillation	1.8 to 5.5	0.5	1.0	2.0	
	FmSRC		Internal low-speed RC oscillation	1.8 to 5.5	50	100	200	
	FsX'tal	XT1, XT2	32.768kHz crystal oscillation See Fig. 1.	1.8 to 5.5		32.768		kHz

- Note 2-1: Relationship between tCYC and oscillation frequency is 3/FmCF at a division ratio of 1/1 and 6/FmCF at a division ratio of 1/2.
- Note 2-2: See Tables 1 and 2 for the oscillation constants.
- Note 2-3: When switching the system clock, allow an oscillation stabilization time of 100µs or longer after the multifrequency RC oscillator circuit transmits from the "oscillation stopped" to "oscillation enabled" state.

Electrical Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = 0V$

Parameter	Symbol	Pin/Remarks	Conditions	•		Specifica	ition	
Falametei	Symbol	r III/IXeIIIaiks	Conditions	V _{DD} [V]	min	typ	max	unit
High level input current	I _{IH} (1)	Ports 0, 1, 2, P70, RES	Output disabled Pull-up resistor off VIN=VDD (Including output Tr's off leakage current)	1.8 to 5.5			1	
	I _{IH} (2)	CF1	V _{IN} =V _{DD}	1.8 to 5.5			15	
Low level input current	I _{IL} (1)	Ports 0, 1, 2, P70, RES	Output disabled Pull-up resistor off VIN=VSS (Including output Tr's off leakage current)	1.8 to 5.5	-1			μΑ
	I _{IL} (2)	CF1	V _{IN} =V _{SS}	1.8 to 5.5	-15			
High level output	V _{OH} (1)	Ports 0, 1, 2	I _{OH} =-1mA	4.5 to 5.5	V _{DD} -1			
voltage	V _{OH} (2)		I _{OH} =-0.35mA	2.7 to 5.5	V _{DD} -0.4			
	V _{OH} (3)		I _{OH} =-0.15mA	1.8 to 5.5	V _{DD} -0.4			
Low level output	V _{OL} (1)	Ports 0, 1, 2	I _{OL} =10mA	4.5 to 5.5			1.5	
voltage	V _{OL} (2)		I _{OL} =1.4mA	2.7 to 5.5			0.4	
	V _{OL} (3)		I _{OL} =0.8mA	1.8 to 5.5			0.4	V
	V _{OL} (4)	P70	I _{OL} =1.4mA	2.7 to 5.5			0.4	
	V _{OL} (5)		I _{OL} =0.8mA	1.8 to 5.5			0.4	
	V _{OL} (6)	P00, P01	I _{OL} =25mA	4.5 to 5.5			1.5	
	V _{OL} (7)		I _{OL} =4mA	2.7 to 5.5			0.4	
	V _{OL} (8)		I _{OL} =2mA	1.8 to 5.5			0.4	
Pull-up resistance	Rpu(1)	Ports 0, 1, 2 P70	V _{OH} =0.9V _{DD} When Port 0 selected	4.5 to 5.5	15	35	80	
	Rpu(2)	170	low-impedance pull-up.	1.8 to 4.5	18	50	230	
	Rpu(3)	Port 0	V _{OH} =0.9V _{DD} When Port 0 selected high-impedance pull-up.	1.8 to 5.5	100	210	400	kΩ
Hysteresis voltage	VHYS(1)	Ports 1, 2, P70,		2.7 to 5.5		0.1V _{DD}		.,
	VHYS(2)	RES		1.8 to 2.7		0.07V _{DD}		V
Pin capacitance	СР	All pins	For pins other than that under test: VIN=VSS f=1MHz Ta=25°C	1.8 to 5.5		10		pF

Serial I/O Characteristics at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = 0V$

1. SIO0 Serial I/O Characteristics (Note 4-1-1)

		Parameter	Cumbal	Pin/	Conditions			Speci	fication	
	'	Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
		Frequency	tSCK(1)	SCK0(P12)	• See Fig. 5.		2			
	Input clock	Low level pulse width	tSCKL(1)			1.8 to 5.5	1			tCYC
Serial clock	lnp	High level pulse width	tSCKH(1)				1			TCYC
erial	~	Frequency	tSCK(2)	SCK0(P12)	CMOS output selected		4/3			
Ō	out clock	Low level pulse width	tSCKL(2)		• See Fig. 5.	1.8 to 5.5		1/2		+9.CIV
	Output	High level pulse width	tSCKH(2)					1/2		tSCK
Serial input	Da	ita setup time	tsDI(1)	SB0(P11), SI0(P11)	Must be specified with respect to rising edge of	4.04- 5.5	0.05			
Serial	Da	ta hold time	thDI(1)		SIOCLK. • See Fig. 5.	1.8 to 5.5	0.05			
	Input clock	Output delay time	tdD0(1)	SO0(P10), SB0(P11)	Continuous data transmission/reception mode (Note 4-1-2)				(1/3)tCYC +0.08	
Serial output	ndul		tdD0(2)		Synchronous 8-bit mode (Note 4-1-2)	1.8 to 5.5			1tCYC +0.08	μs
Serial	Output clock		tdD0(3)		(Note 4-1-2)	1.6 10 5.5			(1/3)tCYC +0.08	

Note 4-1-1: These specifications are theoretical values. Add margin depending on its use.

Note 4-1-2: Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 5.

2. SIO1 Serial I/O Characteristics (Note 4-2-1)

		Parameter	Cumbal	Pin/	Conditions			Spec	ification	
		Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
	ķ	Frequency	tSCK(3)	SCK1(P15)	See Fig. 5.		2			
	Input clock	Low level pulse width	tSCKL(3)			1.8 to 5.5	1			
Serial clock	In	High level pulse width	tSCKH(3)				1			tCYC
Serial	ck	Frequency	tSCK(4)	SCK1(P15)	CMOS output selected See Fig. 5.		2			
	Output clock	Low level pulse width	tSCKL(4)			1.8 to 5.5		1/2		tSCK
	0	High level pulse width	tSCKH(4)					1/2		ISCK
Serial input	Da	ata setup time	tsDI(2)	SB1(P14), SI1(P14)	Must be specified with respect to rising edge of SIOCLK. See Fig. 5.	401.55	0.05			
Serial	Da	ata hold time	thDI(2)			1.8 to 5.5	0.05			
Serial output	Ou	utput delay time	tdD0(4)	SO1(P13), SB1(P14)	Must be specified with respect to falling edge of SIOCLK. Must be specified as the time to the beginning of output state change in open drain output mode. See Fig. 5.	1.8 to 5.5			(1/3)tCYC +0.08	μѕ

Note 4-2-1: These specifications are theoretical values. Add margin depending on its use.

Pulse Input Conditions at $Ta = -40^{\circ}C$ to $+85^{\circ}C$, $V_{SS}1 = 0V$

Parameter	Cumbal	Pin/Remarks	Conditions			Speci	fication	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P17), INT2(P16), INT4(P20 to P21)	Interrupt source flag can be set. Event inputs for timer 0 or 1 are enabled.	1.8 to 5.5	1			
	tPIH(2) tPIL(2)	INT3(P15) when noise filter time constant is 1/1	Interrupt source flag can be set. Event inputs for timer 0 are enabled.	1.8 to 5.5	2			tCYC
	tPIH(3) tPIL(3)	INT3(P15) when noise filter time constant is 1/32	Interrupt source flag can be set. Event inputs for timer 0 are nabled.	1.8 to 5.5	64			
	tPIH(4) tPIL(4)	INT3(P15) when noise filter time constant is 1/128	Interrupt source flag can be set. Event inputs for timer 0 are enabled.	1.8 to 5.5	256			
	tPIL(5)	RES	Resetting is enabled.	1.8 to 5.5	200			μs

AD Converter Characteristics at $V_{SS}1 = 0V$

<12bits AD Converter Mode/Ta = -40°C to +85°C >

D	O. mala al	Dia /Damanda	Conditions			Specific	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	N	AN0(P00) to		2.4 to 5.5		12		bit
Absolute	ET	AN6(P06),	(Note 6-1)	3.0 to 5.5			±16	1.00
accuracy		AN8(P70)	(Note 6-1)	2.4 to 3.6			±20	LSB
Conversion time	TCAD		See Conversion time calculation formulas. (Note 6-2)	4.0 to 5.5	32		115	
				3.0 to 5.5	64		115	μs
		See Conversion time calculation formulas. (Note 6-2)	2.4 to 3.6	410		425	μσ	
Analog input voltage range	VAIN			2.4 to 5.5	V _{SS}		V_{DD}	V
Analog port	IAINH		VAIN=V _{DD}	2.4 to 5.5			1	
input current	ut current IAINL	VAIN=V _{SS}	2.4 to 5.5	-1			μΑ	

<8bits AD Converter Mode/Ta = -40°C to +85°C >

	0	D: /D	0 - 10			Specifi	cation	
Parameter	Symbol	Pin/Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Resolution	N	AN0(P00) to		2.4 to 5.5		8		bit
Absolute accuracy	ET	AN6(P06) AN8(P70)	(Note 6-1)	2.4 to 5.5			±1.5	LSB
Conversion time	ersion time TCAD	See Conversion time calculation	4.0 to 5.5	20		90		
			formulas. (Note 6-2)	3.0 to 5.5	40		90	μs
			See Conversion time calculation formulas. (Note 6-2)	2.4 to 3.6	250		265	μο
Analog input voltage range	VAIN			2.4 to 5.5	V _{SS}		V _{DD}	V
Analog port	alog port IAINH	VAIN=V _{DD}	2.4 to 5.5			1	0	
input current	IAINL		VAIN=V _{SS}	2.4 to 5.5	-1			μΑ

Conversion time calculation formulas:

12bits AD Converter Mode: TCAD(Conversion time) = $((52/(AD \text{ division ratio}))+2)\times(1/3)\times tCYC$ 8bits AD Converter Mode: TCAD(Conversion time) = $((32/(AD \text{ division ratio}))+2)\times(1/3)\times tCYC$

External oscillation	Operating supply voltage range	System division ratio	Cycle time	AD division ratio	AD conversion time (TCAD)		
(FmCF)	(V _{DD})	(SYSDIV)	(tCYC)	(ADDIV)	12bit AD	8bit AD	
CF-12MHz	4.0V to 5.5V	1/1	250ns	1/8	34.8µs	21.5μs	
CF-12IVIHZ	3.0V to 5.5V	1/1	250ns	1/16	69.5µs	42.8µs	
CF-10MHz	4.0V to 5.5V	1/1	300ns	1/8	41.8µs	25.8µs	
CF-10IVIEZ	3.0V to 5.5V	1/1	300ns	1/16	83.4µs	51.4µs	
OF ANIL-	3.0V to 5.5V	1/1	750ns	1/8	104.5μs	64.5µs	
CF-4MHz	2.4V to 3.6V	1/1	750ns	1/32	416.5μs	256.5μs	

- Note 6-1: The quantization error $(\pm 1/2LSB)$ must be excluded from the absolute accuracy. The absolute accuracy must be measured in the microcontroller's state in which no I/O operations occur at the pins adjacent to the analog input channel.
- Note 6-2: The conversion time refers to the period from the time an instruction for starting a conversion process till the time the conversion results register(s) are loaded with a complete digital conversion value corresponding to the analog input value.

The conversion time is 2 times the normal-time conversion time when:

- The first AD conversion is performed in the 12-bit AD conversion mode after a system reset.
- The first AD conversion is performed after the AD conversion mode is switched from 8-bit to 12-bit conversion mode.

Power-on Reset (POR) Characteristics at Ta = -40°C to +85°C, $V_{SS}1 = 0V$

						Specif	fication		
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit	
POR release	PORRL		Select from option.	1.67V	1.55	1.67	1.79		
voltage			(Note 7-1)	1.97V	1.85	1.97	2.09		
				2.07V	1.95	2.07	2.19		
				2.37V	2.25	2.37	2.49		
				2.57V	2.45	2.57	2.69		
				2.87V	2.75	2.87	2.99	V	
				3.86V	3.73	3.86	3.99		
				4.35V	4.21	4.35	4.49		
Detection voltage unknown state	POUKS		• See Fig. 7. (Note 7-2)			0.7	0.95		
Power supply rise time	PORIS		Power supply rise time from 0V to 1.6V.				100	ms	

Note7-1: The POR release level can be selected out of 8 levels only when the LVD reset function is disabled.

Note7-2: POR is in an unknown state before transistors start operation.

Low Voltage Detection Reset (LVD) Characteristics at Ta = -40°C to +85°C, $V_{SS}1=0V$

						Specification			
Parameter	Symbol	Pin/Remarks	Conditions	Option selected voltage	min	typ	max	unit	
LVD reset voltage	LVDET		Select from option.	1.91V	1.81	1.91	2.01		
(Note 8-2)			(Note 8-1)	2.01V	1.91	2.01	2.11		
			(Note 8-3) • See Fig. 8.	2.31V	2.21	2.31	2.41		
			• See Fig. 6.	2.51V	2.41	2.51	2.61	V	
				2.81V	2.71	2.81	2.91		
				3.79V	3.69	3.79	3.89		
				4.28V	4.18	4.28	4.38		
LVD hysteresys	LVHYS			1.91V		55			
width				2.01V		55			
				2.31V		55			
				2.51V		55		mV	
				2.81V		60			
				3.79V		65			
				4.28V		65			
Detection voltage unknown state	LVUKS		• See Fig. 8. (Note 8-4)			0.7	0.95	V	
Low voltage	TLVDW		• LVDET-0.5V						
detection minimum width (Reply sensitivity)			• See Fig. 9.		0.2			ms	

Note8-1: The LVD reset level can be selected out of 7 levels only when the LVD reset function is enabled.

Note8-2: LVD reset voltage specification values do not include hysteresis voltage.

Note8-3: LVD reset voltage may exceed its specification values when port output state changes and/or when a large current flows through port.

Note8-4: LVD is in an unknown state before transistors start operation.

Consumption Current Characteristics at Ta = -40 °C to +85 °C, $V_{SS}1 = 0V$

Parameter Symbol Remarks		Pin/	Conditions			Specif	ication	
Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(1)	V _{DD} 1	FmCF=12MHz ceramic oscillation mode System clock set to 12MHz side Internal low speed and medium speed RC	2.7 to 5.5		6.2	10.5	
(Note 9-1) (Note 9-2)			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio	2.7 to 3.6		3.5	5.8	
	IDDOP(2)		CF1=24MHz external clock System clock set to CF1 side Internal low speed and medium speed RC	3.0 to 5.5		6.6	11.2	
			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio	3.0 to 3.6		3.8	6.3	
	IDDOP(3)		FmCF=10MHz ceramic oscillation mode System clock set to 10MHz side Internal low speed and medium speed RC	2.2 to 5.5		5.3	9.5	
			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio	2.2 to 3.6		3.0	5.3	
	IDDOP(4)		FmCF=4MHz ceramic oscillation mode System clock set to 4MHz side Internal low speed and medium speed RC	1.8 to 5.5		2.5	5.5	
			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio	1.8 to 3.6		1.3	2.7	mA
	IDDOP(5)		CF oscillation low amplifier size selected. (CFLAMP=1) FmCF=4MHz ceramic oscillation mode System clock set to 4MHz side	2.2 to 5.5		0.9	2.2	
			Internal low speed and medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/4 frequency division ratio	2.2 to 3.6		0.5	1.0	
	IDDOP(6)		FsX'tal=32.768kHz crystal oscillation mode Internal low speed RC oscillation stopped. System clock set to internal medium speed	1.8 to 5.5		0.5	1.3	
			RC oscillation. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio	1.8 to 3.6		0.3	0.6	
	IDDOP(7)		FsX'tal=32.768kHz crystal oscillation mode Internal low speed and medium speed RC oscillation stopped.	2.7 to 5.5		4.2	8.8	
			System clock set to 8MHz with frequency variable RC oscillation 1/1 frequency division ratio	2.7 to 3.6		2.6	5.0	
	IDDOP(8)		External FsX'tal and FmCF oscillation stopped. System clock set to internal low speed RC oscillation.	1.8 to 5.5		55	197	
			Internal medium speed RC oscillation sopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio	1.8 to 3.6		33	108	
	IDDOP(9)		External FsX'tal and FmCF oscillation stopped. System clock set to internal low speed RC oscillation.	5.0		55	153	μΑ
			Internal medium speed RC oscillation stopped. Frequency variable RC oscillation stopped.	3.3		33	90	
			1/1 frequency division ratio Ta=-10 to +50°C	2.5		23	64	

Note9-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note9-2: The consumption current values do not include operational current of LVD function if not specified.

Continued on next page.

Continued from preceding page.

Continued from Parameter	Symbol	Pin/	Conditions	Conditions			fication	
Parameter	Symbol	Remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Normal mode consumption current	IDDOP(10)	V _{DD} 1	FsX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side Internal low speed and medium speed RC	1.8 to 5.5		33	101	
(Note 9-1) (Note 9-2)			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/2 frequency division ratio	1.8 to 3.6		12	41	
	IDDOP(11)		FsX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side	5.0		33	68	μА
			Internal low speed and medium speed RC oscillation stopped.	3.3		12	27	
			Frequency variable RC oscillation stopped. 1/2 frequency division ratio Ta=-10 to +50°C	2.5		6.1	15	
HALT mode consumption current (Note 9-1)	IDDHALT(1)		HALT mode FmCF=12MHz ceramic oscillation mode System clock set to 12MHz side Internal low speed and medium speed RC	2.7 to 5.5		2.5	4.4	
(Note 9-2)			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio	2.7 to 3.6		1.3	2.1	
	IDDHALT(2)		HALT mode CF1=24MHz external clock System clock set to CF1 side Internal low speed and medium speed RC	3.0 to 5.5		2.8	4.8	
			oscillation stopped. Frequency variable RC oscillation stopped. 1/2 frequency division ratio	3.0 to 3.6		1.6	2.6	
	IDDHALT(3)		HALT mode FmCF=10MHz ceramic oscillation mode System clock set to 10MHz side	2.2 to 5.5		2.2	3.9	
			Internal low speed and medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/1 frequency division ratio	2.2 to 3.6		1.1	1.9	
	IDDHALT(4)		HALT mode FmCF=4MHz ceramic oscillation mode System clock set to 4MHz side Internal low speed and medium speed RC	1.8 to 5.5		1.3	3.1	mA
			oscillation stopped. • Frequency variable RC oscillation stopped. • 1/1 frequency division ratio	1.8 to 3.6		0.6	1.2	
	IDDHALT(5)		HALT mode CF oscillation low amplifier size selected. (CFLAMP=1) FmCF=4MHz ceramic oscillation mode	2.2 to 5.5		0.6	1.6	
			System clock set to 4MHz side Internal low speed and medium speed RC oscillation stopped. Frequency variable RC oscillation stopped. 1/4 frequency division ratio	2.2 to 3.6		0.3	0.6	
	IDDHALT(6)		HALT mode FsX'tal=32.768kHz crystal oscillation mode Internal low speed RC oscillation stopped. System clock set to internal medium speed	1.8 to 5.5		0.3	0.9	
			RC oscillation Frequency variable RC oscillation stopped. 1/2 frequency division ratio	1.8 to 3.6		0.2	0.4	

Note9-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note9-2: The consumption current values do not include operational current of LVD function if not specified.

Continued on next page.

Continued from preceding page.

MAIT mode	Parameter		Pin/	Conditions			Specif	fication	
PEXTABLEZZ 768Htz and subspect (Note 9 - 1) PEXTABLEZZ 768Htz coystal cociliation mode (Note 9 - 1) PEXTABLEZZ 768Htz and FmC cociliation stopped. PEXTABLEZZ 768Htz and permit	Parameter	Symbol	remarks	Conditions	V _{DD} [V]	min	typ	max	unit
Note 9-2) Note 1	consumption current	IDDHALT(7)	V _{DD} 1	FsX'tal=32.768kHz crystal oscillation mode Internal low speed and medium speed RC	2.7 to 5.5		1.6	3.5	mA
External FaXtal and FmCF oscillation stopped. 1.8 to 5.5 19 88				System clock set to 8MHz with frequency variable RC oscillation	2.7 to 3.6		1.1	2.0	
IDDHALT(9)		IDDHALT(8)		External FsX'tal and FmCF oscillation stopped. System clock set to internal low speed RC	1.8 to 5.5		19	88	
External FsXtal and FmCF oscillation stopped. 5.0 19 55				Internal medium speed RC oscillation stopped. Frequency variable RC oscillation stopped.	1.8 to 3.6		11	46	
DDHALT(10) DDHALT(11) DD		IDDHALT(9)		External FsX'tal and FmCF oscillation stopped.	5.0		19	55	
IDDHALT(10) IDDHALT(10) IDDHALT(10) IDDHALT(10) IDDHALT(10) IDDHALT(10) IDDHALT(10) IDDHALT(10) IDDHALT(10) IDDHALT(11)				oscillation.	3.3		11	32	
FSX'tal=32.768kHz crystal oscillation mode 1.8 to 5.5 27 100				1/1 frequency division ratio	2.5		7.7	22	
DDHALT(11) Frequency variable RC oscillation stopped. 1.8 to 3.6 8.5 38 38		IDDHALT(10)		FsX'tal=32.768kHz crystal oscillation mode System clock set to 32.768kHz side	1.8 to 5.5		27	100	
FSX'tal=32.768kHz crystal oscillation mode				oscillation stopped. • Frequency variable RC oscillation stopped.	1.8 to 3.6		8.5	38	
HOLD mode consumption current (Note 9-1) (Note 9-2) IDDHOLD(1)		IDDHALT(11)		FsX'tal=32.768kHz crystal oscillation mode	5.0		27	65	^
HOLD mode consumption current (Note 9-1) (Note 9-2) IDDHOLD(1)				Internal low speed and medium speed RC oscillation stopped.	3.3		8.5	23	μΛ
CF1=VDD or open (External clock mode) 1.8 to 3.6 0.01 9.0				1/2 frequency division ratio	2.5		3.8	11	
Current (Note 9-1) (Note 9-2)		IDDHOLD(1)			1.8 to 5.5		0.02	20	
Note 9-1)				CF1=V _{DD} or open (External clock mode)	1.8 to 3.6		0.01	9.0	
Note 9-2 Part Pa		IDDHOLD(2)			5.0		0.02	1.7	
IDDHOLD(3)				1 22 1	3.3		0.01	0.8	
CF1=V _{DD} or open (External clock mode) 1.8 to 3.6 2.3 12				• 1a=-10 to +30 C	2.5		0.009	0.6	
LVD option selected 1.8 to 3.6 2.3 12		IDDHOLD(3)			1.8 to 5.5		3.0	23	
CF1=VDD or open (External clock mode) 3.3 2.3 3.9 Ta=-10 to +50°C 2.5 2.0 3.3 LVD option selected 1.8 to 5.5 22 95 Timer HOLD mode 1.8 to 3.6 7.5 35				LVD option selected			2.3	12	
Ta=-10 to +50°C **LVD option selected Timer HOLD mode **Ina=-10 to +50°C **LVD option selected** Timer HOLD mode **Ina to 5.5		IDDHOLD(4)			5.0		3.0	5.7	
Timer HOLD mode IDDHOLD(5) Timer HOLD mode 1.8 to 5.5 22 95 • FsX'tal=32.768 kHz crystal oscillation mode 1.8 to 3.6 7.5 35				• Ta=-10 to +50°C					
mode • FsX'tal=32.768 kHz crystal oscillation mode 1.8 to 3.6 7.5 35	Timer HOLD	IDDHOLD(5)		·					
	mode	10011000(3)							
consumption IDDHOLD(6) Timer HOLD mode 5.0 22 60	-	IDDHOLD(6)		Timer HOLD mode	5.0		22	60	
current (Note 9-1) • FsX'tal=32.768kHz crystal oscillation mode 3.3 7.5 21				1	3.3		7.5	21	
(Note 9-2) • Ta=-10 to +50°C 2.5 2.9 10				• Ta=-10 to +50°C	2.5		2.9	10	

Note9-1: Values of the consumption current do not include current that flows into the output transistors and internal pull-up resistors.

Note9-2: The consumption current values do not include operational current of LVD function if not specified.

UART (Full Duplex) Operating Conditions at Ta = -40°C to +85°C, $V_{SS}1 = 0V$


Parameter	Symbol	Symbol Pin/Remarks	Conditions		Specification				
Parameter	Symbol	Symbol Pin/Remarks Conditions		V _{DD} [V]	min	typ	max	unit	
Transfer rate	UBR	UTX(P20) URX(P21)		1.8 to 5.5	16/3		8192/3	tCYC	

Data length: 7/8/9 bits (LSB first)


Stop bits: 1 bit (2-bit in continuous data transmission)

Parity bits: None

Example of Continuous 8-bit Data Transmission Mode Processing (First Transmit Data=55H)



Example of Continuous 8-bit Data Reception Mode Processing (First Receive Data=55H)



Characteristics of a Sample Main System Clock Oscillation Circuit

Given below are the characteristics of a sample main system clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 1 Characteristics of a Sample Main System Clock Oscillator Circuit with a Ceramic Oscillator

• CF oscillation normal amplifier size selected (CFLAMP=0)

■MURATA

Nominal	Туре	Oscillator Name	Circuit Constant				Operating Voltage		lation tion Time	D
Frequency			C1	C2	Rf	Rd	Range	typ	max	Remarks
			[pF]	[pF]	[Ω]	$[\Omega]$	[V]	[ms]	[ms]	
12MHz	SMD	CSTCE12M0G52-R0	(10)	(10)	Open	680	2.7 to 5.5	0.1	0.5	Internal C1,C2
					Open	1.0k	2.9 to 5.5	0.1	0.5	
	SMD	CSTCE10M0G52-R0	(10)	(10)	Open	680	2.2 to 5.5	0.1	0.5	
					Open	1.0k	2.3 to 5.5	0.1	0.5	
10MHz	LEAD	CSTLS10M0G53-B0	(15)	(15)	Open	680	2.4 to 5.5	0.1	0.5	
					Open	1.0k	2.7 to 5.5	0.1	0.5	
	SMD	CSTCE8M00G52-R0	(10) (10	(40)	Open	1.0k	2.2 to 5.5	0.1	0.5	
				(10)	Open	1.5k	2.2 to 5.5	0.1	0.5	
8MHz	LEAD	CSTLS8M00G53-B0	(15)	(15)	Open	1.0k	2.2 to 5.5	0.1	0.5	
					Open	1.5k	2.5 to 5.5	0.1	0.5	
	SMD	CSTCR6M00G53-R0	(15)	(15)	Open	1.5k	2.2 to 5.5	0.1	0.5	
6MHz					Open	2.2k	2.2 to 5.5	0.1	0.5	
	LEAD	EAD CSTLS6M00G53-B0	(15)	(15)	Open	1.5k	2.2 to 5.5	0.1	0.5	
					Open	2.2k	2.2 to 5.5	0.1	0.5	
4MHz	SMD	D CSTCR4M00G53-R0	(15)	(15)	Open	1.5k	1.8 to 5.5	0.2	0.6	
					Open	3.3k	2.0 to 5.5	0.2	0.6	
	LEAD	CSTLS4M00G53-B0	(15)	(15)	Open	1.5k	1.9 to 5.5	0.2	0.6	
					Open	3.3k	2.0 to 5.5	0.2	0.6	

• CF oscillation low amplifier size selected (CFLAMP=1)

■MURATA

Nominal Frequency	Туре	Oscillator Name	Circuit Constant				Operating Voltage	•		
			C1 [pF]	C2 [pF]	Rf [Ω]	Rd [Ω]	Range [V]	typ [ms]	max [ms]	Remarks
4MHz	SMD	CSTCR4M00G53-R0	[bi]	[bi]	Open					
			(15)	5) (15)	Open	2.2k	2.3 to 5.5	0.2	0.6	Internal C1,C2
		CSTCR4M00G53095-R0	(4.5)	(4.5)	Open	Open 1.0k 2.2 to 5.5	2.2 to 5.5	0.2	0.6	
			(15)	(15)	Open	2.2k	2.2 to 5.5	0.2	0.6	
	LEAD	CSTLS4M00G53-B0	(15)	(15)	Open	1.0k	2.2 to 5.5	0.2	0.6	
					Open	2.2k	2.3 to 5.5	0.2	0.6	
		CSTLS4M00G53095-B0	(4.5)	(45)	Open	1.0k	2.2 to 5.5	0.2	0.6	
			(15)	(15)	Open		0.6			

The oscillation stabilizing time is a period until the oscillation becomes stable after V_{DD} becomes higher than minimum operating voltage. (See Fig. 3)

- Time till the oscillation gets stabilized after the CPU reset state is released
- Till the oscillation gets stabilized after the instruction for starting the main clock oscillation circuit is executed
- Till the oscillation gets stabilized after the HOLD mode is reset.
- Till the oscillation gets stabilized after the X'tal HOLD mode is reset with CFSTOP (OCR register, bit 0) set to 0

Characteristics of a Sample Subsystem Clock Oscillator Circuit

Given below are the characteristics of a sample subsystem clock oscillation circuit that are measured using a SANYO-designated oscillation characteristics evaluation board and external components with circuit constant values with which the oscillator vendor confirmed normal and stable oscillation.

Table 2 Characteristics of a Sample Subsystem Clock Oscillator Circuit with a Crystal Oscillator

■EPSON TOYOCOM

Nominal Frequency	Туре	Oscillator Name		Circuit (Constant		Operating Voltage	Oscillation Stabilization Time		D
			C1	C2	Rf	Rd	Range	typ	max	Remarks
			[pF]	[pF]	$[\Omega]$	$[\Omega]$	[V]	[s]	[s]	
										Applicable
32.768kHz	SMD	MC-306	9	9						CL value =
										7.0pF

The oscillation stabilizing time is a period until the oscillation becomes stable after V_{DD} becomes higher than minimum operating voltage. (See Fig. 3)

- Till the oscillation gets stabilized after the instruction for starting the subclock oscillation circuit is executed
- Till the oscillation starts and gets stabilized after the HOLD mode is reset when EXTOSC (OCR register, bit 6) is set to 1 and CFSTOP (OCR register, bit 0) is set to 1

(Notes on the implementation of the oscillator circuit)

- Oscillation is influenced by the circuit pattern layout of printed circuit board. Place the oscillation-related components as close to the CPU chip and to each other as possible with the shortest possible pattern length.
- Keep the signal lines whose state changes suddenly or in which large current flows as far away from the oscillator circuit as possible and make sure that they do not cross one another.
- Be sure to insert a current limiting resistor (Rd) so that the oscillation amplitude never exceeds the input voltage level that is specified as the absolute maximum rating.
- The oscillator circuit constants shown above are sample characteristic values that are measured using the SANYO-designated oscillation evaluation board. Since the accuracy of the oscillation frequency and other characteristics vary according to the board on which the IC is installed, it is recommended that the user consult the resonator vendor for oscillation evaluation of the IC on a user's production board when using the IC for applications that require high oscillation accuracy. For further information, contact your resonator vendor or SANYO Semiconductor sales representative serving your locality.
- It must be noted, when replacing the flash ROM version of a microcontroller with a mask ROM version, that their operating voltage ranges may differ even when the oscillation constant of the external oscillator is the same.




Figure 1 CF and XT Oscillator Circuit






Figure 2 AC Timing Measurement Point




Reset Time and Oscillation Stabilization Time



HOLD Reset Signal and Oscillation Stabilization Time

Note1: Mainclock oscillation circuit is selected. Note2: Subclock oscillation circuit is selected.

Figure 3 Oscillation Stabilization Times



Note:

External circuits for reset may vary depending on the usage of POR and LVD. Please refer to the user's manual for more information.

Figure 4 Reset Circuit




Figure 5 Serial I/O Output Waveforms




Figure 6 Pulse Input Timing Signal Waveform




Figure 7 Waveform observed when only POR is used (LVD not used) (RESET pin: Pull-up resistor RRES only)

- The POR function generates a reset only when power is turned on starting at the VSS level.
- No stable reset will be generated if power is turned on again when the power level does not go down to the VSS level as shown in (a). If such a case is anticipated, use the LVD function together with the POR function or implement an external reset circuit.
- A reset is generated only when the power level goes down to the VSS level as shown in (b) and power is turned on again after this condition continues for 100µs or longer.




Figure 8 Waveform observed when both POR and LVD functions are used (RESET pin: Pull-up resistor R_{RES} only)

- Resets are generated both when power is turned on and when the power level lowers.
- A hysteresis width (LVHYS) is provided to prevent the repetitions of reset release and entry cycles near the detection level.




Figure 9 Low voltage detection minimum width (Example of momentary power loss/Voltage variation waveform)

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of December, 2008. Specifications and information herein are subject to change without notice.