M62334P/FP, M62339P/FP

8-bit 4ch I^{2}C BUS D/A Converter with Buffer Amplifiers

Description

The M62334/M62339 is an integrated circuit semiconductor of CMOS structure with 4 channels of built in D/A converters with output buffer operational amplifiers.

The input is 2-wires serial method is used for the transfer format of digital data to allow connection with a microcomputer with minimum wiring.

The output buffer operational amplifier employs AB class output circuit with sync and source drive capacity of 1.0 mA or more, and it operates in the whole voltage range from V_{CC} to ground.

The M62334 and the M62339 differ only in their slave address.

Features

- Digital data transfer format: I^{2}C BUS serial data method
- Output buffer operational amplifier
  It operates in the whole range from V_{CC} to ground.
- High output current drive capacity: 1.0 mA over

Application

Conversion from digital data to analog control data for home-use and industrial equipment.

Signal gain control or automatic adjustment of display-monitor or CTV.

Block Diagram

Pin Arrangement

M62334P/FP
M62339P/FP

A_{O1}	1	8	V_{CC}
A_{O2}	2	7	SCL
A_{O3}	3	6	SDA
A_{O4}	4	5	GND

(Top view)

Outline: PRDP0008AA-A (8P4) [P]
PRSP0008DE-C [FP] (recommend)
PRSP0008DA-A (8P2S-A) [FP] (not recommend for new design)

Pin Description

Pin No.	Pin Name	Function
6	SDA	Serial data input terminal
7	SCL	Serial clock input terminal
1	A_{O1}	8-bit resolution D/A converter output terminal
2	A_{O2}	
3	A_{O3}	
4	A_{O4}	
8	V_{CC}	Power supply terminal
5	GND	GND terminal

RENESAS

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply voltage	V_{CC}	−0.3 to +7.0	V
Input voltage	Vin	−0.3 to V_{CC} + 0.3	V
Output voltage	V_O	−0.3 to V_{CC} + 0.3	V
Power dissipation	Pd	417 (P) / 272 (FP)	mW
Operating temperature	Topr	−20 to +85	°C
Storage temperature	Tstg	−40 to +125	°C

Electrical Characteristics

(V_{CC} = +5 V ± 10%, GND = 0 V, Ta = −20 to +85°C unless otherwise noted)

Item	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Supply voltage	V_{CC}	2.7	5.0	5.5	V	
Supply current	I_{CC}	0	1.4	3.0	mA	CLK = 500 kHz operation, I_{AO} = 0 µA Data: 6Ah (at maximum current)
		0	0.9	2.0	mA	SDA = SCL = GND, I_{AO} = 0 µA
Output low voltage (SDA)	V_{OL}	—	—	0.4	V	Isink = 3 mA
Input leak current	I_{ILK}	−10	—	10	µA	V_{IN} = 0 to V_{CC}
Input low voltage	V_{IL}	0	—	0.2 V_{CC}	V	
Input high voltage	V_{IH}	0.8 V_{CC}	—	V_{CC}	V	
Buffer amplifier output voltage range	V_{AO}	0.1	—	V_{CC} − 0.1	V	I_{AO} = ± 100 µA
		0.2	—	V_{CC} − 0.2	V	I_{AO} = ± 500 µA
Buffer amplifier output drive range	I_{AO}	−1.0	—	1.0	mA	Upper side saturation voltage = 0.3 V Lower side saturation voltage = 0.2 V
Differential nonlinearity	S_{DL}	−1.0	—	1.0	LSB	V_{CC} = 5.12 V (20 mV/LSB) without load (I_{AO} = 0)
Nonlinearity	S_L	−1.5	—	1.5	LSB	
Zero code error	S_{ZERO}	−2.0	—	2.0	LSB	
Full scale error	S_{FULL}	−2.0	—	2.0	LSB	
Output capacitate load	C_O	—	—	0.1	µF	
Buffer amplifier output impedance	R_O	—	5.0	—	Ω	

RENESAS

I²C BUS Line Characteristics

Item	Symbol	Min.	Max.	Unit
SCL clock frequency	f_{SCL}	0	100	kHz
Time the bus must be free before a new transmission can start	t_{BUF}	4.7	—	μs
Hold time START condition (After this period, the first clock pulse is generated)	$t_{HD:STA}$	4.0	—	μs
Low period of the clock	t_{LOW}	4.7	—	μs
High period of the clock	t_{HIGH}	4.0	—	μs
Set-up time for START condition (Only relevant for a repeated START condition)	$t_{SU:STA}$	4.7	—	μs
Hold time DATA	$t_{HD:DAT}$	0	—	μs
Set-up time DATA	$t_{SU:DAT}$	250	—	ns
Rise time of both SDA and SCL lines	t_R	—	1000	ns
Fall time of both SDA and SCL lines	t_F	—	300	ns
Set-up time for STOP condition	$t_{SU:STO}$	4.0	—	μs

Note: Transmitter must internally provide at least a hold time to bridge the undefined region (300 ns Max) of the falling edge of SCL.

Timing Chart

I²C BUS Format

STA	Slave address	W	A	Sub address	A	DAC data	A	STP

Note: STA: start condition, A: affirmation bit, W: write (SDA = Low), STP: stop condition

- Slave address

M62334

First ————————————————→ Last

1	0	0	1	1	0	0

M62339

First ————————————————→ Last

1	0	0	1	1	1	1

- Sub address

First ————————————————————→ Last

X	X	X	X	X	X	S1	S0

|←——————— Don't care ———————→|←— Channel select data —→|

Channel select data

S1	S0	Channel Selection
0	0	ch1 selection
0	1	ch2 selection
1	0	ch3 selection
1	1	ch4 selection

- DAC data

First ————————————————→ Last
MSB   LSB

D7	D6	D5	D4	D3	D2	D1	D0

First ————————————————→ Last
MSB   LSB

D7	D6	D5	D4	D3	D2	D1	D0	DAC output
0	0	0	0	0	0	0	0	$V_{CC} / 256 \times 1$
0	0	0	0	0	0	0	1	$V_{CC} / 256 \times 2$
0	0	0	0	0	0	1	0	$V_{CC} / 256 \times 3$
0	0	0	0	0	0	1	1	$V_{CC} / 256 \times 4$
:	:	:	:	:	:	:	:	:
1	1	1	1	1	1	1	0	$V_{CC} / 256 \times 255$
1	1	1	1	1	1	1	1	V_{CC}

Timing Chart (Model)

<Start condition to slave address bit>

SDA

SCL

D/A output

Start condition

<Sub address bit>

SDA

SCL

D/A output

<DAC data bit to stop condition>

SDA

SCL

D/A output

Stop condition

- Start condition   With SCL at High, SDA line goes from High to Low
- Stop condition   With SCL at High, SDA line goes from Low to High
  (Under normal circumstance, SDA is changed when SCL is Low)
- Acknowledge bit   The receiving IC has to pull down SDA line whenever receive slave data.
                      (The transmitting IC releases the SDA line just then transmit 8-bit data.)

Digital Data Formats

STA	Slave address	W	A	Sub address 1	A	DAC data 1	A	....

Sub address 2	A	DAC data 2	A		Sub address n	A	DAC data n	A	STP

Precaution For use

- Supply voltage terminal (V_{CC}) is also used for D/A converter upper reference voltage setting. If ripple or spike is input this terminal, accuracy of D/A conversion is down. So, when use this device, please connect capacitor among V_{CC} to GND for stable D/A conversion.
- This IC's output amplifier has an advantage to capacitive load. So it's no problem at device action when connect capacitor (0.1 μF Max) among output to GND for every noise eliminate.
- Purchase of Renesas's I^{2}C components conveys a license under the Philips I^{2}C Patent Rights to use these components an I^{2}C system, provided that the system conforms to I^{2}C Standard Specification as defined by Philips.

Application Example

Package Dimensions

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-DIP8-6.3x8.84-2.54	PRDP0008AA-A	8P4	0.5g

NOTE)
1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
e_1	7.32	7.62	7.92
D	8.7	8.9	9.1
E	6.15	6.3	6.45
A	—	—	4.5
A_1	0.51	—	—
A_2	—	3.3	—
b_p	0.4	0.5	0.6
b_2	0.9	1.0	1.3
b_3	1.4	1.5	1.8
c	0.22	0.27	0.34
θ	0°	—	15°
e	2.29	2.54	2.79
L	3.0	—	—

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-SOP8-4.4x4.85-1.27	PRSP0008DE-C	—	0.1g

Terminal cross section
(Ni/Pd/Au plating)

Detail F

NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	4.65	4.85	5.05
E	4.2	4.4	4.6
A_2	—	1.85	—
A_1	0.00	0.1	0.20
A	—	—	2.03
b_p	0.34	0.4	0.46
b_1	—	—	—
c	0.15	0.20	0.25
c_1	—	—	—
θ	0°	—	8°
H_E	5.7	6.2	6.5
$\boxed{e}$	1.12	1.27	1.42
x	—	—	0.12
y	—	—	0.10
Z	—	—	0.75
L	0.25	0.45	0.65
L_1	—	0.90	—

RENESAS

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-SOP8-4.4x5-1.27	PRSP0008DA-A	8P2S-A	0.07g

NOTE)
1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.

Detail F

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	4.8	5.0	5.2
E	4.2	4.4	4.6
A_2	—	1.5	—
A_1	0.05	—	—
A	—	—	1.9
b_P	0.35	0.4	0.5
c	0.13	0.15	0.2
θ	0°	—	10°
H_E	5.9	6.2	6.5
e	1.12	1.27	1.42
y	—	—	0.1
L	0.2	0.4	0.6

Renesas Technology Corp. Sales Strategic Planning Div.   Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

RENESAS

RENESAS SALES OFFICES

http://www.renesas.com