


3.3V 16-Bit Bi-Directional Transceiver with 3-State Outputs

Product Features

- Advanced low power CMOS design for 2.7V to 3.6V Vcc operation
- Supports 5V input/output tolerance in mixed signal mode operation
- · Function compatible with LVT family of products
- · Balanced ±24mA output drive
- · Typical V_{OLP} (Output Ground Bounce) < 0.8V at V_{CC} =3.3V, T_A =25°C
- · I_{off} and Power Up/Down 3-State support live insertion
- · Bus Hold on data inputs eliminates the need for external pull-up/down resistors
- · Latch-up performance exceeds 200mA Per JESD78
- · ESD protection exceeds JESD 22
 - 2000V Human-Body Model (A114-B)
 - 200V Machine Model (A115-A)
- · Industrial Temperature: -40°C to +85°C
- · Packaging (Pb-free & Green available):
 - -48-pin 240-mil wide plastic TSSOP (A)

Logic Block Diagram



Product Description

The PI74LVTCH16245 is a non-inverting 16-bit Bidirectional Transceiver designed for low-voltage 2.7V to 3.6V V_{CC} operation, with the capability of interfacing to the 5V system environment. This tranceiver is designed for asynchronous two-way communication between data buses. The direction control input pin (xDIR) determines the direction of the data flow through the bidirectional transceiver. The Direction and Output Enable controls are designed to operate this device as either two independent 8-bit tranceivers or one 16-bit transceiver. The output enable ($x\overline{OE}$) input, when HIGH, disables both A and B ports by placing them in HIGHZ condition.

The PI74LVTCH16245 has "Bus Hold" which retains the data input's last valid logic state whenever the data input goes to high-impedance, preventing "floating" inputs and eliminating the need for pull-up/down resistors.

When V_{CC} is between 0 to 1.5V during power up or power down, the outputs of the device are in the high-impedance state. To ensure the high-impedance state above 1.5V, \overline{OE} should be tied to Vcc through a pullup resistor; the minimum value of the resistor is determined by the current sinking capability of the driver.

The device fully supports live-insertion with its $I_{\rm off}$ and power-up/down 3-state. The $I_{\rm off}$ circuitry disables the outputs when the power is off, preventing the backflow of damaging current through the device. Power-up/down 3-state places the outputs in the high-impedance state during power up or power down, preventing driver conflict.

06-0215 1 PS 8649C 03/14/07



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply voltage range, V _{CC} 0.5V to+6.5V
Input voltage range, $V_I^{(1)}$ $-0.5V$ to $+6.5V$
Voltage range applied to any output in the
high-impedance or power-off state, $V_0^{(1)}$ $-0.5V$ to $+6.5V$
Voltage range applied to any output in the
active state, $V_0^{(1,2)}$
Input clamp current, $I_{IK}(V_I < 0)$
Output clamp current, $I_{OK}(V_O < 0)$
Continous Output Current I _O ±50mA
Continous Current through each VCC or GND pin ±100mA
Package thermal impedance, θ _{JA} ⁽³⁾ 104°C/W
Storage Temperature range, T _{stg} 65°C to 150°C

Notes:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.
- 2. This value is limited to 6.5V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

Truth Table⁽¹⁾

Inpu	Outputs	
x OE xDIR		
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	X	Z

Notes:

- 1. H = High Signal Level
 - L = Low Signal Level
 - X = Don't Care or Irrelevant
 - Z = High Impedance

Product Pin Description

Pin Name	Description	
xŌĒ	3-State Output Enable Inputs (Active LOW)	
xDIR Direction Control Inputs (Active HIGH)		
xAx Side A Inputs or 3-State Outputs		
xBx	Side B Inputs or 3-State Outputs	
GND	Ground	
V _{CC}	Power	

Product Pin Configuration

Toduct Pin Configuration					
1DIR 🗖	1	48 10E			
1B0 🗖	2	47 🛘 1A0			
1B1 🛚	3	46 1A1			
GND □	4	45 GND			
1B2 🛚	5	44 1A2			
1B3 🗖	6	43 1A3			
VCC [7	42 VCC			
1B4 🗖	8	41 1A4			
1B5 🗖	9	40 1A5			
GND [10	39 GND			
1B6 🗖	11	38 1 1A6			
1B7 🕻	12	37 1A7			
2B0 🗖	13	36 2 A0			
2B1 🛚	14	35 2A1			
GND [15	34 GND			
2B2 🛚	16	33 2A2			
2B3 🛚	17	32 2A3			
VCC 🛚	18	31 VCC			
2B4 🛚	19	30 D 2A4			
2B5 🛚	20	29 2A5			
GND □	21	28 GND			
2B6 🛚	22	27 D 2A6			
2B7 🛚	23	26 2A7			
2DIR 🛚	24	25 20E			
•					



$\textbf{Recommended Operating Conditions}^{(1)}$

		Min.	Max.	Units
V _{CC} Supply Voltage	Operating	2.7	3.6	
V _{IH} High-level Input Voltage	$V_{CC} = 2.7V \text{ to } 3.6V$	2.0		
V_{IL} Low-level Input Voltage $V_{CC} = 2.7V$ to $3.6V$			0.8	.,
V _I Input Voltage		0	5.5	V
W. Ostrot William	High or Low State	0	V _{CC}	
V _O Output Voltage	3-State	0	5.5	
I II'd level entert entert	$V_{CC} = 2.7V$		- 12	
I _{OH} High-level output current	$V_{CC} = 3.0 \text{V to } 3.6 \text{V}$		- 24] ^
T T 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	$V_{CC} = 2.7V$		12	- mA
I _{OL} Low-level output current	$V_{CC} = 3.0 \text{V to } 3.6 \text{V}$		24	1
$\Delta t/\Delta v$ Input transition rise or fall rate			10	ns/V
$\Delta t/\Delta V_{CC}$ Power-up ramp rate		150		μs/V
T _A Operating free-air temperature	'	- 40	+85	°C

Notes

^{1.} All unused inputs must be held at V_{CC} or GND to ensure proper device operation.



DC Electrical Characteristics (Over the Operating Range, $T_A = -40$ °C to +85 °C)

Parameters	Description		Te	Min.	Max.	Units		
V _{IK}	Clamp Diode Voltage		$V_{CC} = 2.7V$	$I_I = -18\text{mA}$		-1.2V		
			$V_{CC} = 2.7V \text{ to } 3.6V$	$I_{\mathrm{OH}} = -100 \mu\mathrm{A}$	V _{CC} -0.2V			
			$V_{CC} = 2.7V$	$I_{OH} = -12 \text{mA}$	2.2			
V _{OH}	Output High Voltage		V - 2V	$I_{OH} = -12 \text{mA}$	2.4			
			$V_{CC} = 3V$	$I_{OH} = -24$ mA	2.2		V	
			$V_{CC} = 2.7V \text{ to } 3.6V$	$I_{\rm OL}$ = 100 μ A		0.2		
17	Outside Law William		$V_{CC} = 2.7V$	$I_{OL} = 12mA$		0.4		
V_{OL}	Output Low Voltage		$V_{CC} = 3V$	$I_{OL} = 12mA$		0.4		
				$I_{OL} = 24 \text{mA}$		0.55		
		Control Inputs	$V_{CC} = 0V \text{ to } 3.6V$	$V_I = 0V$ to 5.5V		±5		
T	Input Leakage Current	Level Levler Commit			$V_{I} = 5.5V$			
I_{I}		A or B Ports (1)	$V_{CC} = 3.6V$	$V_{I} = V_{CC}$		±5		
				$V_{I} = GND$				
			$V_{CC} = 3V$	$\overline{V_I} = 0.8V$	75			
$I_{I(HOLD)}$	Data Input Hold Curren (A or B ports)	t	vcc – 3 v	$\underline{V}_{\perp} = 2V$	-75			
	(**************************************		$V_{CC} = 3.6V^{(2)}$	$V_I = 0$ to 3.6V		±500		
I _{OFF}	Power Off Output Leak	age Current	$V_{CC} = 0V$	$V_{\rm I}$ or $V_{\rm O} = 0$ V to 5.5V		±5	μА	
I _{OZPU}	Power-Up 3-State Current Power-Down 3-State Current Quiescent Power Supply Current Increase in I _{CC}		$V_{CC} = 0V \text{ to } 1.5V$	$V_O = 0.5V$ to 5.5V, OE = don't care		±5		
I _{OZPD}			$V_{CC} = 1.5V \text{ to } 0V$	$V_O = 0.5V$ to 5.5V, OE = don't care		±5		
T			V 27V 27V	$V_{\rm I} = V_{\rm CC}$ or GND		(0)		
I_{CC}			$V_{CC} = 2.7V \text{ to } 3.6V$	$3.6V \le V_{\rm I} \le 5.5V^{(3)}$ $I_{\rm O} = 0$		60		
ΔI_{CC}			$V_{CC} = 2.7V \text{ to } 3.6V$	One input at V_{CC} - $0.6V^{(4)}$ Other inputs at V_{CC} or GND		500		

Notes:

- 1. For I/O ports, Input Leakage Current (II) includes the 3-state Output Leakage Current. Unused pins are at V_{CC} or GND.
- 2. This is the maximum bus-hold dynamic current. It is the minimum overdrive current required to switch the input from one state to another.
- 3. This applies in the diabled stae only.
- 4. This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

06-0215 4 PS 8649C 03/14/07



Capacitance

Parameters	Description	Test Conditions	Typ. ⁽¹⁾	Units
CI	Control Input Capacitance	$V_{CC} = 3.3V$, $V_I = V_{CC}$ or GND	3.4	
C _{IO}	Output/Capacitance	$V_{CC} = 3.3V$, $V_O = V_{CC}$ or GND	8	pF
СРД	Power Dissipation Capacitance (2)	$V_{CC} = 3.3V$, $V_{I} = 0V$ or V_{CC} , $f=10$ MHz	23	1

Notes

- 1. All typical values are measured at $V_{CC} = 3.3 \text{V}$, $T_A = 25 ^{\circ}\text{C}$.
- 2. C_{PD} is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading, and operating at 50% duty cycle, C_{PD} is related to I_{CCD} dynamic operating current by the expression: I_{CCD} = (C_{PD})(V_{CC})(f_{IN})+(I_{CC} static)

Switching Characteristics Over Operating Range


		Every To		VO	$_{\rm C}$ = 3.3V ±0	.3V	V _{CC} = 2.7V										
Parameters Description		From To (Output)			$C_L = 50$)pF, R _L = 5	500-ohm	$C_L = 50$ pF, F	$R_L = 500$ -ohm	Units							
			Min.		Тур.(1)	Max.	Min.	Max.									
t _{PLH}	D (D1	A or D	D on A	1.0	2.5	3.5		3.9									
t _{PHL}	Propagation Delay	A or B	AOIB	AOIB	AOIB	AOIB	A OF B	AOIB	AOIB	AOIB	A or B B or A	1.0	2.5	3.5		3.9	
t _{PZH}	Output Englis Time	ŌĒ	A D	1.0	2.8	4.9		5.3									
t _{PZL}	Output Enable Time	OE	OE	A or B	1.0	2.8	4.9		5.3	ns							
t _{PHZ}	Outside Disable Time	OE.		1.0	2.7	4.3		4.8	110								
t _{PLZ}	Output Disable Time OE	OE	OE	OE	OE	e OE	A or B	1.0	2.6	4.3		4.8					
t _{SK(O)}	Output to Output Skew ⁽²⁾					0.5											

Notes:


- 1. All typical values are measured at $V_{CC} = 3.3V$, $T_A = 25$ °C.
- 2. Skew between any two outputs, switching in the same direction.




PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7V$ and $3.3V \pm 0.3V$




Test	S1
tplh/tphl	Open
tplz/tpzl	6V
tphz/tpzh	GND



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times

Figure 1. Load Circuit and Voltage Waveforms


Notes:

- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input impulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50\Omega$, $t_R \leq 2.5$ ns, $t_F \leq 2.5$ ns.
- The outputs are measured one at a time with one transition per measurement.

06-0215 6 PS 8649C 03/14/07



48-pin TSSOP (A) Package



Ordering Information

Ordering Data	Packaging Code	Packaging Type
PI74LVTCH16245A A		48-pin, 240-mil wide plastic TSSOP
PI74LVTCH16245AE A		Pb-free & Green, 48-pin, 240-mil wide plastic TSSOP

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- E = Pb-free & Green
- Adding an X suffix = Tape/Reel

06-0215 7 PS 8649C 03/04/07