




MOBILE MULTIMEDIA INTERFACE (M<sup>2</sup>I)  
VERY LOW POWER 1.8V  
16K X 16  
SYNCHRONOUS  
DUAL-PORT STATIC RAM

**Final  
Datasheet  
IDT70P9268L**

### Features

- ◆ True Dual-Ported Memory Cells
    - Allows simultaneous access of the same memory location
  - ◆ High per-port throughput performance
    - Industrial: 800 Mbps
  - ◆ Low-Power Operation
    - Active: 15 mA (typ.)
    - Standby: 2 uA (typ.)
  - ◆ Multiplexed address and data I/Os
- ◆ Counter enable and repeat features
  - ◆ Full synchronous operation on both ports
  - ◆ Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
  - ◆ LVTTTL-compatible, single 1.8V (+/- 100mV) power supply
  - ◆ Industrial temperature range (-40C to +85C)
  - ◆ Available in a 100-ball fpBGA (fine pitch BGA)
  - ◆ Green parts available, see ordering information

### Block Diagram



#### NOTES:

1. This block diagram depicts operation with the address and data signals mux'd on the right port but not on the left port. If each port is set to operate with the address and data signals mux'd, then both sides of the block diagram will be the same as the right port pictured above.

## Device Description

Designed primarily for use as a high-speed, low-power inter-connect in multi-processor wireless handsets, the IDT70P9268 or Mobile Multimedia Interconnect (M<sup>2</sup>I) provides many advantages over embedded serial interfaces, asynchronous memories, and other legacy solutions to inter-processor communication.

## Performance

The M<sup>2</sup>I supports unparalleled data throughput rates of up to 900 Mbps per port. This is achieved through the implementation of a synchronous architecture which allows the device to support much shorter cycle times (20 ns compared to 55 ns for most low-power asynchronous memories). Additionally, the adoption of a synchronous architecture allows the M<sup>2</sup>I to support on-chip counter functionality which helps to eliminate the inefficiencies associated with asynchronous implementations of the address-data-multiplex (ADM) interface. Asynchronous ADM (address-data multiplex) interfaces require the assertion of an external address on one cycle followed by the associated data on the subsequent cycle. This results in an access scheme that imparts a 50% inefficiency into a system already limited by slow cycle times. The M<sup>2</sup>I's counter functionality allows a single external address to be asserted on one cycle followed by data being burst into or out of the device on every subsequent cycle. This, when combined with the dramatically improved cycle time, translates to roughly six times greater throughput per-port when compared with asynchronous ADM devices.

## Power Consumption

In portable applications, power consumption is of vital concern. This is why the M<sup>2</sup>I includes several features targeted at reducing the power consumption of the device itself and the system as a whole. First, the M<sup>2</sup>I was designed to consume 40% less operating current than low-power asynchronous memories (15 mA compared to 25 mA). When combined with its superior performance and counter functionality, which allow it to complete media transfers in fewer cycles, this enables the M<sup>2</sup>I to consume nearly 90% less energy than asynchronous memories during transfers of a given file size. Second, the M<sup>2</sup>I features port-specific chip-enable and sleep mode pins which allow the two ports of the M<sup>2</sup>I to be powered down into standby mode independently of one another. When combined with the M<sup>2</sup>I's interrupt flag functionality, this allows the processor subsystems to communicate with one another and to shut off whole portions of the handset which are not in use, dramatically reducing the power consumption of the system.

## Flexibility

To help meet the ever changing requirements of wireless handsets, the M<sup>2</sup>I has been designed to provide a great deal of flexibility. The M<sup>2</sup>I has the ability to support both ADM and traditional SRAM interfaces, allowing it to seamlessly interface with both current and legacy processors. Additionally, the M<sup>2</sup>I helps to free up GPIO pins on the processors, allowing designers to include differentiating functionality that helps set their product apart from the competition. By supporting the ADM interface, the M<sup>2</sup>I consumes nearly 50% fewer pins per-port than non-multiplexed solutions. The M<sup>2</sup>I also frees up additional GPIO pins on the processors by including 8 dynamically programmable GPIO extender pins. These pins allow the processors to offload the need to monitor or control simple, binary state devices (e.g. switches, LED drivers, etc.) to the M<sup>2</sup>I and allow the processors to use their GPIO pins for more value added functions.

Pin Configuration

IDT70P9268  
 BY100  
 100-BALL fpBGA

A1 VSS	A2 I/O0R	A3 VDD	A4 I/O4R	A5 I/O7R	A6 VDD	A7 I/O10R	A8 VDD	A9 I/O15R	A10 SFEN
B1 R/W $\bar{R}$	B2 CLKR	B3 I/O1R	B4 VSS	B5 I/O5R	B6 VSS	B7 I/O11R	B8 VSS	B9 I/O14R	B10 OER
C1 ADSR	C2 CNTENR	C3 CNTRPTR	C4 I/O2R	C5 I/O6R	C6 I/O8R	C7 I/O12R	C8 ZZR	C9 SF7	C10 VSS
D1 CER	D2 INTR	D3 UBR	D4 LBR	D5 I/O3R	D6 I/O9R	D7 I/O13R	D8 SF6	D9 SF5	D10 SF4
E1 INTL	E2 VSS	E3 VDD	E4 UBL	E5 CNTRPTL	E6 SF0	E7 MSEL <sup>(2)</sup>	E8 VDD	E9 VSS	E10 VDD
F1 CEL	F2 LBL	F3 CNTENL	F4 CLKL	F5 VSS	F6 A13L <sup>(3)</sup>	F7 SF2	F8 VSS	F9 VSS	F10 SF1
G1 ADSL	G2 A0L <sup>(3)</sup>	G3 A3L <sup>(3)</sup>	G4 VDD	G5 I/O8L	G6 I/O12L	G7 A7L <sup>(3)</sup>	G8 ZZL	G9 OEL	G10 SF3
H1 R/W $\bar{L}$	H2 A2L <sup>(3)</sup>	H3 I/O0L	H4 VSS	H5 I/O4L	H6 I/O11L	H7 I/O13L	H8 A9L <sup>(3)</sup>	H9 A12L <sup>(3)</sup>	H10 NC
J1 A1L <sup>(3)</sup>	J2 A5L <sup>(3)</sup>	J3 I/O1L	J4 I/O6L	J5 I/O7L	J6 I/O9L	J7 VDD	J8 I/O15L	J9 A10L <sup>(3)</sup>	J10 A11L <sup>(3)</sup>
K1 A4L <sup>(3)</sup>	K2 A6L <sup>(3)</sup>	K3 I/O2L	K4 I/O3L	K5 I/O5L	K6 VDD	K7 I/O10L	K8 VSS	K9 I/O14L	K10 A8L <sup>(3)</sup>

NOTES:

1. The device setup shown above features multiplexed address and data signals on the right port and non-multiplexed address and data signals on the left port.
2. For multiplexed address and data signal operation on the left port, this pin should be set to VDD. For non-multiplexed address and data signal operation on the left port, this pin should be set to VSS.
3. For multiplexed address and data signal operation on the left port, these pins should be set to VSS.

## Pin Names (70P9268)

Left Port	Right Port	Names
CE <sub>L</sub>	CE <sub>R</sub>	Chip Enable (Input)
R/W <sub>L</sub>	R/W <sub>R</sub>	Read/Write Enable (Input)
OE <sub>L</sub>	OE <sub>R</sub>	Output Enable (Input)
A <sub>0L</sub> – A <sub>15L</sub>	N/A	Address (Input)
I/O <sub>0L</sub> – I/O <sub>15L</sub>	N/A	Data (Input/Output)
N/A	I/O+A <sub>0R</sub> – I/O+A <sub>15R</sub>	Multiplexed Address and Data (Input/Output)
CLK <sub>L</sub>	CLK <sub>R</sub>	Clock (Input)
UB <sub>L</sub>	UB <sub>R</sub>	Upper Byte Enable (Input)
LB <sub>L</sub>	LB <sub>R</sub>	Lower Byte Enable (Input)
ADS <sub>L</sub>	ADS <sub>R</sub>	Address Strobe Enable (Input)
CNTEN <sub>L</sub>	CNTEN <sub>R</sub>	Counter Enable (Input)
CNTRPT <sub>L</sub>	CNTRPT <sub>R</sub>	Counter Repeat (Input)
INT <sub>L</sub>	INT <sub>R</sub>	Interrupt Flag (Output)
ZZ <sub>L</sub>	ZZ <sub>R</sub>	Sleep Mode Enable (Input)
	SFEN	Special Function Enable (Input)
	SF <sub>0-7</sub>	Special Function I/O (Input/Output)
	M <sub>SEL</sub>	Left Port Mode Select
	V <sub>DD</sub>	Power (1.8V)
	V <sub>SS</sub>	Ground (0V)

## NOTES:

1. The device setup shown above features multiplexed address and data signals on both ports.
2. For non-multiplexed address and data signal operation on the left port, set pin E7 = V<sub>SS</sub>.

## Truth Table I - Read/Write and Enable Control (Multiplexed Port)

OE	CLK	CE	UB	LB	R/W	ADS	ZZ	Upper Byte	Lower Byte	Cycle	Address	Mode
X	↑	H	X	X	X	X	L	High Z	High Z	X	X	Deslected
X	↑	L	H	H	X	X	L	High Z	High Z	X	X	Both bytes deselected
X	↑	L	L	H	L	L	L	--	--	N	A <sub>N</sub>	Write to Upper Byte
X	↑	X	X	X	L	H	L	D <sub>IN</sub>	High Z	N+1	--	
X	↑	L	H	L	L	L	L	--	--	N	A <sub>N</sub>	Write to Lower Byte
X	↑	X	X	X	L	H	L	High Z	D <sub>IN</sub>	N+1	--	
X	↑	L	L	L	L	L	L	--	--	N	A <sub>N</sub>	Write to Both Bytes
X	↑	X	X	X	L	H	L	D <sub>IN</sub>	D <sub>IN</sub>	N+1	--	
H	↑	L	L	H	H	L	L	--	--	N	A <sub>N</sub>	Read Upper Byte Only
L	↑	X	X	X	H	H	L	D <sub>OUT</sub>	High Z	N+2	--	
H	↑	L	H	L	H	L	L	--	--	N	A <sub>N</sub>	Read Lower Byte Only
L	↑	X	X	X	H	H	L	High Z	D <sub>OUT</sub>	N+2	--	
H	↑	L	L	L	H	L	L	--	--	N	A <sub>N</sub>	Read Both Bytes
L	↑	X	X	X	H	H	L	D <sub>OUT</sub>	D <sub>OUT</sub>	N+2	--	
H	↑	L	L	L	X	H	L	High Z	High Z	X	X	Outputs Disabled
X	X	X	X	X	X	X	H	High Z	High Z	X	X	Sleep Mode – Power down

## Truth Table II - Read/Write and Enable Control (Non-Multiplexed Port)

OE	CLK	CE	UB	LB	R/W	ZZ	Upper Byte I/O	Lower Byte I/O	Mode
X	↑	H	X	X	X	L	High Z	High Z	Deselected
X	↑	L	H	H	X	L	High Z	High Z	Both Bytes Deselected
X	↑	L	L	H	L	L	D <sub>IN</sub>	High Z	Write To Upper Byte Only
X	↑	L	H	L	L	L	High Z	D <sub>IN</sub>	Write to Lower Byte Only
X	↑	L	L	L	L	L	D <sub>IN</sub>	D <sub>IN</sub>	Write to Both Bytes
L	↑	L	L	H	H	L	D <sub>OUT</sub>	High Z	Read Upper Byte Only
L	↑	L	H	L	H	L	High Z	D <sub>OUT</sub>	Read Lower Byte Only
L	↑	L	L	L	H	L	D <sub>OUT</sub>	D <sub>OUT</sub>	Read Both Bytes
H	↑	L	L	L	X	L	High Z	High Z	Outputs Disabled
X	X	X	X	X	X	H	High Z	High Z	Sleep Mode – Power Down

## Truth Table III - Address Counter Control

External Address	Previous Internal Address	Internal Address Used	CLK	ADS	CNTEN	CNTRPT	Mode
A <sub>n</sub>	X	A <sub>n</sub>	↑	L	X	H	External Address Used
X	A <sub>n</sub>	A <sub>n+1</sub>	↑	H	L	H	Counter Enabled – Internal Address Generation
X	A <sub>n+1</sub>	A <sub>n+1</sub>	↑	H	H	H	External Address Blocked – Counter Disabled (A <sub>n+1</sub> reused)
X	X	A <sub>n</sub>	↑	X	X	L	Counter Reset to Last External Address Loaded

## Recommended Operating Temperature and Supply Voltage

Grade	Ambient Temperature	GND	VDD
Industrial	-40°C to +85°C	0V	1.8V +/- 100mV

## Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Supply Voltage	1.7	1.8	1.9	V
V <sub>SS</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	1.2	--	V <sub>DD</sub> + 0.2	V
V <sub>IL</sub>	Input Low Voltage	-0.2	--	0.4	V

## Absolute Maximum Ratings

Symbol	Rating	Industrial	Unit
V <sub>DD</sub>	Voltage on Input, Output and I/O Terminals with Respect to V <sub>SS</sub>	-0.5V to V <sub>DD</sub> +0.3V	V
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5V to +2.9V	V
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>JN</sub>	Junction Temperature	+150	°C
I <sub>OUT</sub>	DC Output Current	20	mA

## Capacitance

Symbol	Parameter	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	9	PF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	11	PF

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V<sub>DD</sub> = 1.8V +/- 100mV)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
I <sub>LI</sub>	Input Leakage Current	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>DD</sub>	--	1	Ua
I <sub>LO</sub>	Output Leakage Current	$\overline{C}E_x = V_{IH}$ or $\overline{O}E_x = V_{IH}$ or V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>DD</sub>	--	1	UA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 0.1mA, V <sub>DD</sub> = Min	--	0.2	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -0.1mA, V <sub>DD</sub> = Min	V <sub>DD</sub> - 0.2V	--	V
V <sub>OLSF</sub>	Output Low Voltage	I <sub>OL</sub> = 4mA, V <sub>DD</sub> = Min	--	0.4	V

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V<sub>DD</sub> = 1.8V +/- 100mV)

Symbol	Parameter	Test Conditions	70P9268	
			Typ.	Max.
I <sub>DD</sub>	Dynamic Operating Current (Both Ports Active)	$\overline{CE}_L$ and $\overline{CE}_R = V_{IL}$ , Outputs Disabled, $f = f_{MAX}^{(1)}$	15 mA	25 mA
I <sub>SB1</sub>	Standby Current (Both Ports – TTL Inputs)	$\overline{CE}_L = \overline{CE}_R = V_{IH}$ , Outputs Disabled, $f = f_{MAX}^{(1)}$	2 mA	4 mA
I <sub>SB2</sub>	Standby Current (One Port – TTL Inputs)	$\overline{CE}^{“A”} = V_{IL}$ and $\overline{CE}^{“B”} = V_{IH}$ , Active Port Outputs Disabled, $f = f_{MAX}^{(1)}$	3 mA	5 mA
I <sub>SB3</sub>	Full Standby Current (Both Ports CMOS Inputs)	Both Ports Outputs Disabled $\overline{CE}_L$ and $\overline{CE}_R \geq V_{DD} - 0.2V$ , $V_{IN} \geq V_{DD} - 0.2V$ , or $V_{IN} \leq 0.2V$ , $f = 0^{(2)}$	2 uA	8 uA
I <sub>SB4</sub>	Full Standby Current (One Port – CMOS Inputs)	$\overline{CE}^{“A”} \leq 0.2V$ and $\overline{CE}^{“B”} \geq V_{DD} - 0.2V$ , $V_{IN} \geq V_{DD} - 0.2V$ or $V_{IN} \leq 0.2V$ , Active Port Outputs Disabled, $f = f_{MAX}^{(1)}$	3 mA	5 mA
I <sub>ZZ</sub>	Sleep Mode Current	$ZZ_L$ and $ZZ_R > V_{DD} - 0.2V$	2 uA	8 uA

## NOTES:

- At  $f = f_{MAX}$ , address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/1tcyc, using “AC TEST CONDITIONS” at input levels of GND to 1.8V.
- $f = 0$  means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- Port “A” may be either left or right port. Port “B” is the opposite from port “A”.

## AC Test Conditions

Input Pulse Levels	V <sub>SS</sub> to V <sub>DD</sub>
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	V <sub>DD</sub> /2
Output Reference Levels	V <sub>DD</sub> /2
Output Load	Figure 1

1.8V	
R1	13500Ω
R2	13500Ω




Figure 1. AC Output Test Level  
(5pF for t<sub>LZ</sub>, t<sub>HZ</sub>, t<sub>wz</sub>, t<sub>ow</sub>)

## AC Electrical Characteristics Over the Operating Temperature Range

(Read and Write Cycle Timing for Multiplexed Port) ( $V_{DD} = 1.8V \pm 100mV$ )

Symbol	Parameter	70P9268L Ind. Only	
		Min.	Max.
t <sub>CYC</sub>	Clock Cycle Time	20	--
t <sub>CH</sub>	Clock High Time	8	--
t <sub>CL</sub>	Clock Low Time	8	--
t <sub>R</sub>	Clock Rise Time	--	3
t <sub>F</sub>	Clock Fall Time	--	3
t <sub>SA</sub>	Address Setup Time	5	--
t <sub>HA</sub>	Address Hold Time	1	--
t <sub>SC</sub>	Chip Enable Setup Time	5	--
t <sub>HC</sub>	Chip Enable Hold Time	1	--
t <sub>SW</sub>	R/W Setup Time	5	--
t <sub>HW</sub>	R/W Hold Time	1	--
t <sub>SD</sub>	Input Data Setup Time	5	--
t <sub>HD</sub>	Input Data Hold Time	1	--
t <sub>SAD</sub>	ADS Setup Time	5	--
t <sub>HAD</sub>	ADS Hold Time	1	--
t <sub>SCN</sub>	CNTEN Setup Time	5	--
t <sub>HCN</sub>	CNTEN Hold Time	1	--
t <sub>SRST</sub>	CNTRST Setup Time	5	--
t <sub>HRST</sub>	CNTRST Hold Time	1	--
t <sub>OE</sub>	Output Enable to Data Valid	--	10
t <sub>OLZ</sub>	Output Enable to High Z	2	--
t <sub>OHZ</sub>	Output Enable to Low Z	--	10
t <sub>CD</sub>	Clock to Data Valid	--	12
t <sub>DC</sub>	Data Output Hold After Clock High	2	--
t <sub>CKHZ</sub>	Clock High to Output High Z	2	9
t <sub>CKLZ</sub>	Clock High to Output Low Z	2	--
t <sub>INS</sub>	Interrupt Flag Set Time	12	--
t <sub>INR</sub>	Interrupt Flag Reset Time	12	--
t <sub>CO</sub>	Clock to Clock Offset	5	--




## AC Electrical Characteristics Over the Operating Temperature Range


(Read and Write Cycle Timing for Non-Multiplexed Port) (V<sub>DD</sub> = 1.8V +/- 100mV)

Symbol	Parameter	70P9268L Ind. Only	
		Min.	Max.
t <sub>CYC</sub>	Clock Cycle Time	20	--
t <sub>CH</sub>	Clock High Time	8	--
t <sub>CL</sub>	Clock Low Time	8	--
t <sub>R</sub>	Clock Rise Time	--	3
t <sub>F</sub>	Clock Fall Time	--	3
t <sub>SA</sub>	Address Setup Time	5	--
t <sub>HA</sub>	Address Hold Time	1	--
t <sub>SC</sub>	Chip Enable Setup Time	5	--
t <sub>HC</sub>	Chip Enable Hold Time	1	--
t <sub>SW</sub>	R/W Setup Time	5	--
t <sub>HW</sub>	R/W Hold Time	1	--
t <sub>SD</sub>	Input Data Setup Time	5	--
t <sub>HD</sub>	Input Data Hold Time	1	--
t <sub>SAD</sub>	ADS Setup Time	5	--
t <sub>HAD</sub>	ADS Hold Time	1	--
t <sub>SCN</sub>	CNTEN Setup Time	5	--
t <sub>HCN</sub>	CNTEN Hold Time	1	--
t <sub>SRST</sub>	CNTRST Setup Time	5	--
t <sub>HRST</sub>	CNTRST Hold Time	1	--
t <sub>OLZ</sub>	Output Enable to Low Z	2	--
t <sub>OHZ</sub>	Output Enable to High Z	--	10
t <sub>CD</sub>	Clock to Data Valid	--	12
t <sub>DC</sub>	Data Output Hold After Clock High	2	--
t <sub>CKHZ</sub>	Clock High to Output High Z	2	10
t <sub>CKLZ</sub>	Clock High to Output Low Z	2	--
t <sub>INS</sub>	Interrupt Flag Set Time	12	--
t <sub>INR</sub>	Interrupt Flag Reset Time	12	--
t <sub>CO</sub>	Clock to Clock Offset	5	--


### Timing Waveform for Mux'd Port Single Read Cycle




### Timing Waveform for Mux'd Port Burst Read Cycle




### Timing Waveform for Mux'd Port Single Write Cycle



### Timing Waveform for Mux'd Port Burst Write Cycle




Timing Waveform of Mux'd Port Write to Non-Mux'd Port Read




NOTES:

1.  $\overline{CE}$ ,  $\overline{UB/LB_n} = V_{IL}$ ;  $\overline{CNTEN}$  and  $\overline{REPEAT} = V_{IH}$ .
2.  $\overline{OE} = V_{IL}$  for Port, which is being read from.  $\overline{OE} = V_{IH}$  for Mux'd Port, which is being written to.
3. If  $t_{CO} \leq$  minimum specified, then data from Non-Mux'd Port read is not valid until following Non-Mux'd Port clock cycle (i.e., time from write to valid read on opposite port will be  $t_{CO} + 2 t_{CYC2} + t_{CD2}$ ). If  $t_{CO} >$  minimum, then data from Non-Mux'd Port read is available on first Non-Mux'd Port clock cycle (i.e., time from write to valid read on opposite port will be  $t_{CO} + t_{CYC2} + t_{CD2}$ ).

### Timing Waveform of Non-Mux'd Port Write to Mux'd Port Read




### Timing Waveform of Non-Mux'd Port Read-to-Write-to-Read



**NOTES:**

1. Output  $\overline{UB/LB}$  state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2.  $\overline{CE}$  and  $\overline{ADS} = V_{IL}$ ;  $\overline{CE1}$ ,  $\overline{CNTEN}$ , and  $\overline{REPEAT} = V_{IH}$ . "NOP" is "No Operation".
3. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.


Timing Waveform of Non-Mux'd Port Read-to-Write-to-Read (OE Controlled)



NOTES:

1. Output  $\overline{UB/LB}$  state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2.  $\overline{CE}$  and  $\overline{ADS} = V_{IL}$ ;  $CE_1$ ,  $CNTEN$ , and  $REPEAT = V_{IH}$ . "NOP" is "No Operation".
3. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.

### Timing Waveform of Non-Mux'd Port Write with Counter Advance




**NOTES:**

1.  $\overline{CE}$ ,  $\overline{UB/LB}$ , and  $R\overline{W} = V_{IL}$ ;  $CE1$  and  $\overline{REPEAT} = V_{IH}$ .
2.  $\overline{CE}$ ,  $\overline{UB/LB} = V_{IL}$ .
3. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = V_{IL}$  and equals the counter output when  $\overline{ADS} = V_{IH}$ .
4.  $\overline{CNTEN} = V_{IL}$  advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.




### Timing Waveform of Non-Mux'd Port Operation with Counter Repeat




**NOTES:**

1.  $\overline{CE}$ ,  $\overline{UB/LB}$  =  $V_{IL}$ .
2. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = V_{IL}$  and equals the counter output when  $\overline{ADS} = V_{IH}$ .
3. No dead cycle exists during CNTRPT operation. A READ or WRITE cycle may be coincidental with the counter CNTRPT cycle: Address loaded by last valid  $\overline{ADS}$  load will be accessed.
4.  $\overline{CNTEN} = V_{IL}$  advances Internal Address from 'An' to 'An + 1'. The transition shown indicates the time required for the counter to advance. The 'An + 1' Address is written to during this cycle.


Timing Waveform for x8 to x16 Bus Matching




### Timing Waveform - Interrupt Timing



### Timing Waveform - Entering Sleep Mode



### Timing Waveform - Exiting Sleep Mode



## Functional Description

The 70P9268L provides a true synchronous multiplexed and non-multiplexed Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal. Counter enable and counter repeat inputs are provided to facilitate burst reads and writes to the memory.

## Synchronous Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is asserted when the right port writes to memory location 3FFE (HEX), where a write is defined as  $CE_R = R/\bar{W}_R = V_{IL}$ . The left port clears the interrupt through access of address location 3FFE when  $CE_L = V_{IL}$ ,  $R/\bar{W}_L = V_{IH}$ . Likewise, the right port interrupt flag (INTR) is asserted when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location 3FFF. The message (16 bits) at 3FFE or 3FFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address, locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory.

## Truth Table IV - Interrupt Flag

Left Port					Right Port					Function
CLK <sub>L</sub>	R/W <sub>L</sub>	CE <sub>L</sub>	ADD <sub>L</sub>	INT <sub>L</sub>	CLK <sub>R</sub>	R/W <sub>R</sub>	CE <sub>R</sub>	ADD <sub>R</sub>	INT <sub>R</sub>	
↑	L	L	3FFF	X	↑	X	X	X	L	Set Right INTR Flag
↑	X	X	X	X	↑	H	L	3FFF	H	Reset Right INTR Flag
↑	X	X	X	L	↑	L	L	3FFE	X	Set Left INTL Flag
↑	H	L	3FFE	H	↑	X	X	X	X	Reset Left INTL Flag

## Advanced Input Read and Output Drive Registers

The IDT70P9268L is equipped with 8 Special Function (SFx) pins that can be programmed to function as either Input Read Register (IRR) or Output Drive Register (ODR) pins. IRR pins allow the user to capture the status of external binary state devices and report that status to a processor, ASIC, FPGA, etc. via a standard read access from either port. ODR pins allow the user to monitor and control the state of external binary state devices via standard reads and writes from either port. The functionality of the SF pins are determined by the status of the Pin Direction Register (PDR). Refer to Truth Table V for information on programming the PDR and operating the special function pins.

## Truth Table V - Input Read and Output Drive Registers

SFEN	ADDR	R/W	I/O0 - I/O7	I/O8	I/O9 - I/O15	Function
L	0	L	Note 1	H	X	Program Pin Direction Register
L	0	H	Note 2	Note 3	Note 3	Reading the status of SFn and PDRn
L	0	L	Note 4	L	X	Write to Output Drive Register

### NOTES:

1. If I/On = H, SFn is programmed as an output and I/On will be used to read and write to this ODR location during subsequent transactions when I/O8 = L. If I/On = L, SFn is programmed as an input and I/On will be used to read this IRR location during subsequent reads where I/O8 = L.
2. For n = 0-7. If PDRn = 0, I/On = IRRn (the registered value of SFn). If PDRn = 1, I/On = ODRn (the value last written to ODRn).
3. For n = 8-15, I/On = PDRn-8.
4. For I/O0 - I/O7, the value written to I/On will be input to each ODRn location (where PDRn = 1) with a "1" corresponding to "on" and a "0" corresponding to "off".

## Special Function I/O Operation

I/O	Function
0 – 7	With SFEN = L, I/O <sub>8</sub> = H, the value written to address 0 on I/O <sub>n</sub> will determine the status of PDR <sub>n</sub> (1 = output, 0 = input). With SFEN = L, I/O <sub>8</sub> = L, the value written to address 0 on I/O <sub>n</sub> will be input to the corresponding ODR <sub>n</sub> location (1 = on, 0 = off).
8	With SFEN = L, writing a "0" to address 0 on this I/O causes the values of I/O <sub>0</sub> – I/O <sub>7</sub> to be input to their corresponding ODR locations. With SFEN = L, writing a "1" to address 0 on this I/O causes the values of I/O <sub>0</sub> – I/O <sub>7</sub> to be input to their corresponding PDR locations, which in turn determine whether SF <sub>0</sub> – SF <sub>7</sub> are individually programmed to be inputs (IRR) or outputs (ODR).
9 – 15	With SFEN = L, reads to address 0 will output the status of the PDR, where I/O <sub>n</sub> = PDR <sub>n-8</sub> .

The PDR determines whether the SF<sub>x</sub> pins will operate as IRR or ODR. The PDR is programmed by writing to address x0000 with SFEN = V<sub>IL</sub> and I/O<sub>8</sub> = H. Writing a "0" to I/O<sub>x</sub> will set SF<sub>x</sub> to be an IRR pin. Writing a "1" to I/O<sub>x</sub> will set SF<sub>x</sub> to be an ODR pin.

The status of the Special Function pins and the PDR can be read as a standard memory access to address x0000 from either port and the data is output via the standard I/Os (Truth Table V). During Special Function reads I/O<sub>0</sub> - I/O<sub>7</sub> output the status of the Special Function pins with I/O<sub>n</sub> corresponding to SF<sub>n</sub>. I/O<sub>8</sub> - I/O<sub>15</sub> outputs the status of the Pin Direction Register with I/O<sub>n</sub> = PDR<sub>n-8</sub>.

For SF pins set to ODR operation, the status of these pins is determined by using standard write accesses from either port to address x0000 with SFEN = V<sub>IL</sub> and I/O<sub>8</sub> = L. A written "1" will correspond to "on" for the connected binary state device and a written "0" will correspond to "off".


## Sleep Mode

The IDT70P9268 is equipped with an optional sleep or low-power mode on both ports. The sleep mode pin on both ports is asynchronous and active high. During normal operation, the ZZ-pin is pulled low. When ZZ is pulled high, the port will enter sleep mode where it will meet lowest possible power conditions. The sleep mode timing diagram shows the modes of operation: Normal Operation, No Read/Write Allowed and Sleep Mode.

For normal operation all inputs must meet setup and hold times prior to sleep and after recovering from sleep. Clocks must also meet cycle high and low times during these periods. Three cycles prior to asserting ZZ (ZZ<sub>x</sub> = V<sub>IH</sub>) and three cycles after de-asserting ZZ (ZZ<sub>x</sub> = V<sub>IL</sub>), the device must be disabled via the chip enable pins. If a write or a read operation occurs during these periods, the memory array may be corrupted. Validity of data out from the RAM cannot be guaranteed immediately after ZZ is asserted (prior to being in sleep). When exiting sleep mode, the device must be in Read mode (R/W<sub>x</sub> = V<sub>IH</sub>) when chip enable is asserted, and the chip enable must be valid for one full cycle before a read will result in the output of valid data.

During sleep mode the RAM automatically deselects itself. The RAM disconnects its internal clock buffer. The external clock may continue to run without impacting the RAM's sleep current (I<sub>zz</sub>). All outputs will remain in high-Z state while in sleep mode. All inputs are allowed to toggle. The RAM will not be selected and will not perform any reads or writes.

## Ordering Information



## Final Datasheet: **Definition**

"Final" datasheets contain descriptions for products that are in full release.

## Revision History

02/06/07: Initial Release

08/21/07: Final Datasheet. Initial Release



**CORPORATE HEADQUARTERS**  
 6024 Silver Creek Valley Road  
 San Jose, CA 95138

**for SALES:**  
 800-345-7015 or 408-284-8200  
 fax: 408-284-2775  
 www.idt.com

**for Tech Support:**  
 408-284-2794  
 DualPortHelp@idt.com