

N- and P-Channel Enhancement-Mode Dual MOSFET

Features

- ▶ 500V breakdown voltage
- ▶ Independent N- and P-channels
- ▶ Electrically isolated N- and P-channels
- ▶ Low input capacitance
- ▶ Fast switching speeds
- ▶ Free from secondary breakdowns
- ▶ Low input and output leakage

Applications


- ▶ High voltage pulsers
- ▶ Amplifiers
- ▶ Buffers
- ▶ Piezoelectric transducer drivers
- ▶ General purpose line drivers

General Description

The Supertex TC1550TG-G consists of a high voltage N-channel and P-channel MOSFET in an SO-8 package. These are enhancement-mode (normally-off) transistors utilizing an advanced vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Typical Application Circuit



Ordering Information

Device	BV_{DSS}/BV_{DGS}		$R_{DS(ON)}$ (Max)		Package Option
	N-Channel	P-Channel	N-Channel	P-Channel	8-Lead SO
TC1550	500V	-500V	60 Ω	125 Ω	TC1550TG-G

-G indicates package is RoHS compliant ('Green')



Absolute Maximum Ratings


Parameter	Value
Drain-to-source voltage	BV_{DSS}
Drain-to-gate voltage	BV_{DGS}
Gate-to-source voltage	$\pm 20V$
Operating and storage temperature	$-55^{\circ}C$ to $+150^{\circ}C$
Soldering temperature ¹	$300^{\circ}C$

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Note:

1. Distance of 1.6mm from case for 10 seconds.

Pin Configuration



N-Channel Electrical Characteristics ($T_A = 25^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	500	-	-	V	$V_{GS} = 0V, I_D = 1mA$
$V_{GS(th)}$	Gate Threshold Voltage	2.0	-	4.0	V	$V_{GS} = V_{DS}, I_D = 1mA$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature	-	-3.8	-5.0	mV/ $^{\circ}C$	$V_{GS} = V_{DS}, I_D = 1mA$
I_{GSS}	Gate Body Leakage Current	-	-	100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
I_{DSS}	Zero Gate Voltage Drain Current	-	-	10	μA	$V_{GS} = 0V, V_{DS} = \text{Max Rating}$
		-	-	1.0	mA	$V_{DS} = 0.8 \text{ Max Rating}, V_{GS} = 0V, T_A = 125^{\circ}C$
$I_{D(ON)}$	On-State Drain Current	-	100	-	mA	$V_{GS} = 5.0V, V_{DS} = 25V$
		150	350	-		$V_{GS} = 10V, V_{DS} = 25V$
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance	-	45	-	Ω	$V_{GS} = 5.0V, I_D = 50mA$
		-	40	60		$V_{GS} = 10V, I_D = 50mA$
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature	-	1.0	1.7	%/ $^{\circ}C$	$V_{GS} = 10V, I_D = 50mA$
G_{FS}	Forward Transconductance	50	100	-	mmho	$V_{DS} = 25V, I_D = 50mA$

N-Channel Electrical Characteristics (cont.)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
C_{ISS}	Input Capacitance	-	45	55	pF	$V_{GS} = 0V$, $V_{DS} = 25V$, $f = 1MHz$
C_{OSS}	Common Source Output Capacitance	-	8.0	10		
C_{RSS}	Reverse Transfer Capacitance	-	2.0	5.0		
$t_{d(ON)}$	Turn-ON Delay Time	-	-	10	ns	$V_{DD} = 25V$, $I_D = 150mA$, $R_{GEN} = 25\Omega$
t_r	Rise Time	-	-	15		
$t_{d(OFF)}$	Turn-Off Delay Time	-	-	10		
t_f	Fall Time	-	-	10		
V_{SD}	Diode Forward Voltage Drop	-	0.8	-	V	$V_{GS} = 0V$, $I_{SD} = 500mA$
t_{rr}	Reverse Recovery Time	-	300	-	ns	$V_{GS} = 0V$, $I_{SD} = 500mA$

P-Channel Electrical Characteristics ($T_A = 25^\circ C$ unless otherwise specified)


Symbol	Parameter	Min	Typ	Max	Units	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	-500	-	-	V	$V_{GS} = 0V$, $I_D = -1mA$
$V_{GS(th)}$	Gate Threshold Voltage	-2.0	-	-4.5	V	$V_{GS} = V_{DS}$, $I_D = -1mA$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature	-	3.5	6.0	mV/°C	$V_{GS} = V_{DS}$, $I_D = -1mA$
I_{GSS}	Gate Body Leakage Current	-	-	100	nA	$V_{GS} = \pm 20V$, $V_{DS} = 0V$
I_{DSS}	Zero Gate Voltage Drain Current	-	-	-10	μA	$V_{GS} = 0V$, $V_{DS} = \text{Max Rating}$
		-	-	-1.0	mA	$V_{DS} = 0.8 \text{ Max Rating}$, $V_{GS} = 0V$, $T_A = 125^\circ C$
$I_{D(ON)}$	On-State Drain Current	-	-90	-	mA	$V_{GS} = -5.0V$, $V_{DS} = -25V$
		-100	-240	-		$V_{GS} = -10V$, $V_{DS} = -25V$
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance	-	85	-	Ω	$V_{GS} = -5.0V$, $I_D = -5.0mA$
		-	80	125		$V_{GS} = -10V$, $I_D = -10mA$
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature	-	0.85	-	%/°C	$V_{GS} = -10V$, $I_D = -10mA$
G_{FS}	Forward Transconductance	25	40	-	mmho	$V_{DS} = -25V$, $I_D = -10mA$
C_{ISS}	Input Capacitance	-	40	70	pF	$V_{GS} = 0V$, $V_{DS} = -25V$, $f = 1MHz$
C_{OSS}	Common Source Output Capacitance	-	10	20		
C_{RSS}	Reverse Transfer Capacitance	-	3.0	10		
$t_{d(ON)}$	Turn-ON Delay Time	-	5.0	10	ns	$V_{DD} = -25V$, $I_D = -100mA$, $R_{GEN} = 25\Omega$
t_r	Rise Time	-	8.0	10		
$t_{d(OFF)}$	Turn-Off Delay Time	-	8.0	15		
t_f	Fall Time	-	5.0	16		
V_{SD}	Diode Forward Voltage Drop	-	-0.8	-1.5	V	$V_{GS} = 0V$, $I_{SD} = -100mA$
t_{rr}	Reverse Recovery Time	-	200	-	ns	$V_{GS} = 0V$, $I_{SD} = -100mA$

Notes:


(1) All DC parameters 100% tested at 25°C unless otherwise stated. (Pulsed test: 300 μs pulse at 2% duty cycle.)

(2) All AC parameters sample tested.


N-Channel Switching Waveforms and Test Circuit



P-Channel Switching Waveforms and Test Circuit



8-Lead SO (TG) Package Outline



Notes:

1. All dimensions in millimeters. Angles in degrees.
2. If the corner is not chamfered, then a Pin 1 identifier must be located within the area indicated.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <http://www.supertex.com/packaging.html>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: <http://www.supertex.com>.

©2007 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

Supertex inc.

1235 Bordeaux Drive, Sunnyvale, CA 94089
TEL: (408) 222-8888 / FAX: (408) 222-4895

www.supertex.com