



Integrated 3-Port 10/100 Managed Switch with PHYs

Preliminary Data Sheet Rev. 1.0


General Description

The KS8893M, a highly integrated layer 2 managed switch, is designed for low port count, cost-sensitive 10/100 Mbps switch systems. It offers an extensive feature set that includes rate limiting, tag/port-based VLAN, QoS priority, management, management information base (MIB) counters, MII/SWI, and CPU control/data interfaces to effectively address both current and emerging Fast Ethernet applications.

The KS8893M contains two 10/100 transceivers with patented mixed signal low-power technology, three media access control (MAC) units, a high-speed non-blocking switch fabric, a dedicated address lookup engine, and an on-chip frame buffer memory.

Both PHY units support 10BASE-T and 100BASE-TX. In addition, one PHY unit supports 100BASE-FX.

The KS8893ML is the single power supply version with all the identical rich features of the KS8893M.



Features

Proven Integrated 3-Port 10/100 Ethernet Switch

- 3rd generation switch with three MACs and two PHYs fully compliant to IEEE 802.3u standard

 Non-blocking switch fabric assures fast packet delivery by utilizing an 1K MAC address lookup table and a store-and-forward architecture

- Full duplex IEEE 802.3x flow control (pause) with force mode option

- Half-duplex back pressure flow control

- HP Auto MDI-X for reliable detection of and correction for straight-through and crossover cables with disable and enable option

– Micrel LinkMDTM TDR-based cable diagnostics permit

identification of faulty copper cabling

- 100BASE-FX support on port 1

- MII interface supports both MAC mode and RHY mode

- RMII interface support with external 50MHz clock

- 7-wire serial network interface (SNI) support for legacy MAC

- Comprehensive LED-Indicator support for link, activity, full/half-duplex and 10x100 speed

Comprehensive Configuration Register Access Serial management interface (SMI) to all internal registers

- MII management (MIIM) interface to PHY registers SPI and VEC Interface to all internal registers

10 plas strapping and EEPROM to program selective registers in unmanaged switch mode

- Control registers configurable on the fly (port-priority, 802.1p/d/q, AN...)

QoS/CoS Packet Prioritization Support

- Per port, 802.1p and DiffServ-based

- Re-mapping of 802.1p priority field per port basis

- Four priority levels

Advanced Switch Features

- IEEE 802.1q VLAN support for up to 16 groups (fullrange of VLAN IDs)

- VLAN ID tag/untag options, per port basis

- IEEE 802.1p/q tag insertion or removal on a per port basis (egress)

- Programmable rate limiting at the ingress and egress on a per port basis

 Broadcast storm protection with % control (global and per port basis)

IEEE 802.1d spanning tree protocol support

- Special tagging mode to inform the processor which ingress port receives the packet

- IGMP snooping (Ipv4) and MLD snooping (Ipv6) support for multicast packet filtering

- MAC filtering function to forward unknown unicast packets to specified port

Double-tagging support

Low Latency Support

- Repeater mode

Switch Monitoring Features

 Port mirroring/monitoring/sniffing: ingress and/or egress traffic to any port or MII

 MJB counters for fully compliant statistics gathering, 34 MIB counters per port

Looρbaκk modes for remote diagnostic of failure

Low Power Dissipation:

Full-chip hardware power-down (register configuration not∖saved\

Rexport based software power-save on PHY (idle link detection, register configuration preserved)

Voltages: Core 1.2V

I/O and Transceiver 3.3V

Industrial Temperature Range: –40°C to +85°C

Available in 128-Pin PQFP

Applications

Universal Solutions

- Media Converter
- FTTx customer premises equipment
- VoIP Phone
- SOHO Residential Gateway
- Broadband Gateway / Firewall / VPN
- Integrated DSL/Cable Modem
- Wireless LAN access point + gateway
- Set-top/Game Box
- Standalone 10/100 switch

Upgradeable Solutions⁽¹⁾

- Unmanaged switch with future option to migrate to a managed solution
- Single PHY alternative with future expansion option for two ports

Industrial Solutions

- Applications requiring port redundancy and port monitoring
- Sensor devices in redundant ring topology

Note:

1. Reduces cost and time of PCB re-spin.


LinkMD is a trademark of Micrel, Inc. Product names used in this datasheet are for identification purposes only and may be trademarks of their respective companies.

Ordering Information

Part Number	Temperature Range	Package
KS8893M	0°C to 70°C	128-Pin PQFP
KS8893ML	0°C to 70°C	128-Pin PQFP
KS8893MI	-40°C to +85°C	128-Pin PQFR
KSZ8993M	0°C to 70°C	128-Pin PQPP, Lead-free

Contacts

Location	Address	City, State/Province, Country	Telephone	Fax
Corporate HQ	2180 Fortune Drive	ean Jose, CA 95131 USA	+1 (408) 944-0800	+1 (408) 474-1000
Eastern USA	93 Branch Street	Medførd, NJ 08055 USA	+1 (609) 654-0078	+1 (609) 546-0989
Central USA	722 S. Denton Tap Suite 130	Coppell, TX 75019 USA	+1 (972) 393-2533	+1 (972) 393-2540
Western USA	2180 Fortune Ortive	San Jose, CA 95131 USA	+1 (408) 944-0800	+1 (408) 914-7878
China	Room 712 Block B, Intl. Chamber of Commerce Blog., Fuhua Rd L, Futian	ShenZhen, PR China 518026	+86 (755) 8302-7618	+86 (755) 8302-7637
Korea	4F, KVB Building, 826-14, Yeoksam-dong, Kangnam-ku	Seoul 135-080 Korea	+82 (2) 3466-3000	+82 (2) 3466-2999
Tajwan	AF, No. 18, Lane 321, Yang-Guang Street, Nei-Hu Chu	Taipei, 11468 Taiwan, R.O.C.	+886 (2) 8751-0600	+886 (2) 8751-0746
Singapore	300 Beach Road, #10-07 The Concourse	Singapore 199555	+65-6291-1318	+65-6291-1332
Japan	2-3-1 Minato Mirai, Queen's Tower A 14F, Nishi-ku	Yokohama, Kanagawa 220-8543 Japan	+81-45-224-6616	+81-45-224-6716
Europe	1st Floor, 3 Lockside Place, Mill Lane	Newbury, Berks RG14 5QS UK	+44 1635 524455	+44 1635 524466
Western Europe	10, avenue du Quebec, Villebon BP116	Courtaboeuf Cedex 91944 France	+33 (0) 1-6092-4190	+33 (0) 1-6092-4189
New Zealand	Office 2, CML Building 2 Perry Street	Masterton New Zealand	+ 64-6-378-9799	+ 64-6-378-9599



Contents	
General Description	1
Functional Diagram	
Features	
Applications	2
Ordering information	3
Contacts	3
Revision History	4
Contents	5
List of Figures	9
List of Tables	10
Din Description and I/O Adsignment	11
Pin Configuration Functional Description Functional Overview Physical Layer Transgeiver	20
Functional Description	24
Functional Description	
Functional Overviews Physical Layer Transceiver	21
100BASE-TX Transmit	21
PLL Clock Synthesizer	21 22
Scrambler/De-scrambler (100BASE-TX Only)	
100BASE-FX Operation	22
100BASE-EX Signal Detection	22
100BASE-FX Operation	22
10BASE/T Transmit	23
10BASE-T Receive	23
Power Management	23
MDI/MDI-X Auto Crossover	
Straight Cable	24 25
Auto-Negetiation	25 25
LinkMQ Cable Diagnostics	
Access	
Usage	
Functional Overview: MAC and Switch	
Address Lookup	
Learning	
Migration	
Aging	
Forwarding	28

Switching Engine31 MAC Operation31 Back-Off Algorithm.......31 MII Management Interface (MIIM)35 Advanced Switch Functions37 Spanning Tree Support.......37

IPv6 MLD Snooping	39
IPv6 MLD SnoopingPort Mirroring Support	40
IEEE 802.1Q VLAN Support	40
QoS Priority Support.	41
Port-Based Priority	41
802.1p-Based Priority	41
DiffServ-Based Priority Rate Limiting Support Unicast MAC Address Filtering	42
Rate Limiting Support	42
Unicast MAC Address Filtering	42
Configuration Interface	43
l ² C Master Serial Bus Configuration l ² C Slave Serial Bus Configuration SPI Slave Serial Bus Configuration Loopback Support Far-end Loopback	43
I ² C Slave Serial Bus Configuration	44
SPI Slave Serial Bus Configuration	44
Loophack Support	47
Far-end Loonback	47
Near-end (Remote) Loopback	48
MII Management (M/M) Registers	10
PHY1 Register 0 (RH)AD = 0x1, REGAD = 0x0); MIN Basic Control	+3
PHY1 Register 0 (RHYAD = 0x1, REGAD = 0x0): MN Basic Control	50
PHY1 Register 1 (PHYAD = 0x1, REGAD = 0x1): Mil Basic Status	51
PHY2 Register 1 PHYAD = 0x2, REGAD = 0x1): MII Basic Status	
PHY1 Register 2 PHYAD = 0x1, REGAD = 0x2): PHYID High	51
PHY2 Register 2 (PHYAD = 0x2, REGAD = 0x2): PHYID High	51
PHY1 Register 3 (PHYAD = 0x1, REGAD = 0x3): PHYID Low	51
PHY2 Register 3 PHYAD = 0x2, REGAD = 0x3): PHYID Low	
PHY1 Register 4 (RHYAD = 0x1), REGAD = 0x4): Auto-Negotiation Advertisement Ability	
PHY2 Register 4 (PHYAD = 0x2, REGAD = 0x4): Auto-Negotiation Advertisement Ability	
PHY's Register 5 RHYAD = 0x1, REGAD = 0x5): Auto-Negotiation Link Partner Ability	52
PHY2 Register 5 (PHYAD = 0x2, REGAD = 0x5): Auto-Negotiation Link Partner Ability	52
PHY1 Register 29 (PHYAD = 0x1, REGAD = 0x1D): LinkMD Control/Status	
PHY2 Register 29 (PHYAD = 0x2, REGAD = 0x1D): LinkMD Control/Status	
PHY1 Register 31 (PHYAD = 0x1, REGAD = 0x1F): PHY Special Control/Status	53
RHY2 Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status	53
RHY2 Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status	53
RHYZ Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status Register Map: Switch & PHY (8-bit registers) Global Registers	53 54 54
RHYZ Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers	53 54 54 54
RHY2 Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers	53 54 54 54
RHY2 Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Global Registers	5354545454
RHYZ Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Global Registers Register 0 (0x00): Chip ID0	
RHYZ Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Global Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch	
RHYZ Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Global Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0	53545454545455
RHY2 Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1	53 54 54 54 54 54 55 55 55
RHYZ Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2	53 54 54 54 54 54 55 55 55 55 56
RHYZ Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 Register 4 (0x04): Global Control 2 (continued)	53 54 54 54 54 554 555 555 556 566 57
RHYZ Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 Register 4 (0x04): Global Control 2 (continued) Register 5 (0x05): Global Control 3	53 54 54 54 54 554 555 555 556 566 57
Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 Register 4 (0x04): Global Control 2 Register 5 (0x05): Global Control 3 Register 5 (0x05): Global Control 3 (continued)	53 54 54 54 54 554 555 555 556 566 57
Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 Register 4 (0x04): Global Control 3 Register 5 (0x05): Global Control 3 Register 6 (0x06): Global Control 4	53 54 54 54 54 54 55 55 55 55 56 56 57 57 58
Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 Register 4 (0x04): Global Control 2 Register 5 (0x05): Global Control 3 Register 5 (0x05): Global Control 3 (continued)	53 54 54 54 54 54 55 55 55 55 56 56 57 57 58
Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Global Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 Register 4 (0x04): Global Control 2 (continued) Register 5 (0x05): Global Control 3 Register 6 (0x06): Global Control 4 Register 6 (0x06): Global Control 4 (continued) Register 7 (0x07): Global Control 5	53 54 54 54 54 554 555 555 556 566 575 58
Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 Register 4 (0x04): Global Control 2 Register 5 (0x05): Global Control 3 Register 6 (0x06): Global Control 4 Register 6 (0x06): Global Control 4 Register 6 (0x06): Global Control 4 (continued)	53 54 54 54 54 554 555 555 556 566 575 58
Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Global Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 Register 4 (0x04): Global Control 2 (continued) Register 5 (0x05): Global Control 3 Register 6 (0x06): Global Control 4 Register 6 (0x06): Global Control 4 (continued) Register 7 (0x07): Global Control 5	53 54 54 54 54 554 555 555 556 566 57 57 58 58
RHY2 Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 Register 4 (0x04): Global Control 2 (continued) Register 5 (0x05): Global Control 3 Register 5 (0x05): Global Control 4 Register 6 (0x06): Global Control 4 Register 7 (0x07): Global Control 5 Register 8 (0x08): Global Control 6	53 54 54 54 54 554 555 555 556 566 57 57 58 59 59
Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 Register 4 (0x04): Global Control 2 (continued) Register 5 (0x05): Global Control 3 Register 5 (0x05): Global Control 3 (continued) Register 6 (0x06): Global Control 4 Register 6 (0x06): Global Control 4 Register 7 (0x07): Global Control 4 Register 8 (0x08): Global Control 5 Register 8 (0x08): Global Control 6 Register 9 (0x09): Global Control 7	53 54 54 54 54 554 554 555 555 556 566 57 57 58 59 59
Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 Register 4 (0x04): Global Control 2 (continued) Register 5 (0x05): Global Control 3 Register 5 (0x05): Global Control 4 Register 6 (0x06): Global Control 4 Register 7 (0x07): Global Control 4 Register 8 (0x08): Global Control 5 Register 9 (0x08): Global Control 6 Register 9 (0x09): Global Control 7 Register 10 (0x0A): Global Control 7 Register 10 (0x0A): Global Control 8	53 54 54 54 54 554 555 555 556 566 57 57 58 59 59
Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 Register 4 (0x04): Global Control 2 (continued) Register 5 (0x05): Global Control 3 (continued) Register 6 (0x06): Global Control 4 Register 6 (0x06): Global Control 4 Register 7 (0x07): Global Control 5 Register 8 (0x08): Global Control 5 Register 9 (0x09): Global Control 6 Register 9 (0x09): Global Control 7 Register 9 (0x09): Global Control 7 Register 9 (0x00): Global Control 7 Register 10 (0x0A): Global Control 8 Register 11 (0x0B): Global Control 8 Register 11 (0x0B): Global Control 9	53 54 54 54 54 54 55 55 55 55 56 56 57 57 57 58 59 59 59
Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 Register 4 (0x04): Global Control 2 Register 5 (0x05): Global Control 3 Register 5 (0x05): Global Control 3 Register 6 (0x06): Global Control 4 Register 6 (0x06): Global Control 4 Register 7 (0x07): Global Control 5 Register 8 (0x08): Global Control 5 Register 8 (0x08): Global Control 6 Register 9 (0x09): Global Control 7 Register 9 (0x09): Global Control 7 Register 9 (0x08): Global Control 7 Register 10 (0x0A): Global Control 8 Register 11 (0x0B): Global Control 9 Register 12 (0x0C): Global Control 9 Register 12 (0x0C): Global Control 10	53 54 54 54 54 54 55 55 55 55 55 56 56 57 57 57 58 59 59 59 60 60
Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 Register 4 (0x04): Global Control 2 (continued) Register 5 (0x05): Global Control 3 Register 5 (0x05): Global Control 4 Register 6 (0x06): Global Control 4 Register 7 (0x07): Global Control 5 Register 8 (0x08): Global Control 5 Register 9 (0x09): Global Control 5 Register 9 (0x09): Global Control 5 Register 9 (0x09): Global Control 6 Register 9 (0x09): Global Control 6 Register 10 (0x0A): Global Control 7 Register 10 (0x0A): Global Control 8 Register 11 (0x0B): Global Control 9 Register 12 (0x0C): Global Control 10 Register 13 (0x0D): Global Control 10	53 54 54 54 54 54 55 55 55 55 56 56 57 57 57 58 59 59 59 60 60 60 61
Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 Register 4 (0x04): Global Control 3 Register 5 (0x05): Global Control 3 Register 6 (0x06): Global Control 4 Register 6 (0x06): Global Control 4 Register 7 (0x07): Global Control 4 Register 9 (0x00): Global Control 5 Register 9 (0x06): Global Control 5 Register 10 (0x07): Global Control 5 Register 10 (0x08): Global Control 6 Register 10 (0x08): Global Control 8 Register 11 (0x0B): Global Control 9 Register 12 (0x0C): Global Control 9 Register 13 (0x0D): Global Control 10 Register 13 (0x0D): Global Control 11 Register 14 (0x0E): Global Control 12	53 54 54 54 54 54 55 55 55 55 56 56 57 57 57 58 59 59 60 60 61 61
Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 Register 4 (0x04): Global Control 3 Register 5 (0x05): Global Control 3 Register 6 (0x06): Global Control 4 Register 7 (0x07): Global Control 4 Register 8 (0x06): Global Control 5 Register 9 (0x00): Global Control 5 Register 10 (0x08): Global Control 5 Register 11 (0x08): Global Control 5 Register 12 (0x07): Global Control 8 Register 13 (0x00): Global Control 9 Register 13 (0x00): Global Control 9 Register 13 (0x00): Global Control 10 Register 14 (0x0E): Global Control 11 Register 14 (0x0E): Global Control 10 Register 14 (0x0E): Global Control 11 Register 15 (0x0F): Global Control 12 Register 15 (0x0F): Global Control 12 Register 15 (0x0F): Global Control 13	53 54 54 54 54 54 55 55 55 55 56 56 57 57 57 58 59 59 59 60 60 61 61
Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 Register 4 (0x04): Global Control 2 Register 5 (0x05): Global Control 3 Register 5 (0x05): Global Control 3 Register 6 (0x06): Global Control 4 Register 6 (0x06): Global Control 4 Register 7 (0x07): Global Control 5 Register 8 (0x08): Global Control 5 Register 9 (0x09): Global Control 6 Register 9 (0x09): Global Control 7 Register 10 (0x0A): Global Control 8 Register 10 (0x0A): Global Control 8 Register 10 (0x0A): Global Control 8 Register 11 (0x0B): Global Control 8 Register 12 (0x0C): Global Control 10 Register 13 (0x0D): Global Control 10 Register 14 (0x0E): Global Control 10 Register 15 (0x0C): Global Control 11 Register 15 (0x0C): Global Control 12 Register 15 (0x0C): Global Control 13 Port Registers	53 54 54 54 54 54 55 55 55 55 56 56 57 57 57 58 58 59 59 60 60 61 61 61
Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 2 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 (continued) Register 5 (0x05): Global Control 3 (continued) Register 5 (0x06): Global Control 4 (continued) Register 6 (0x06): Global Control 4 (continued) Register 7 (0x07): Global Control 5 Register 8 (0x08): Global Control 8 Register 9 (0x08): Global Control 7 Register 9 (0x09): Global Control 6 Register 9 (0x09): Global Control 7 Register 11 (0x0A): Global Control 8 Register 12 (0x0C): Global Control 9 Register 13 (0x0D): Global Control 10 Register 14 (0x0E): Global Control 10 Register 15 (0x0D): Global Control 11 Register 16 (0x0D): Global Control 12 Register 16 (0x0D): Global Control 13 Port Register 3 Register 16 (0x10): Port 1 Control 0 Register 32 (0x20): Port 2 Control 0	53 54 54 54 54 554 555 555 556 566 57 57 58 58 59 59 59 60 60 61 61 61 61
Register Map: Switch & PHY (8-bit registers) Global Registers Port Registers Advanced Control Registers Register 0 (0x00): Chip ID0 Register 1 (0x01): Chip ID1 / Start Switch Register 1 (0x02): Global Control 0 Register 3 (0x03): Global Control 1 Register 4 (0x04): Global Control 2 Register 4 (0x04): Global Control 3 Register 5 (0x05): Global Control 3 Register 5 (0x06): Global Control 4 Register 6 (0x06): Global Control 4 Register 7 (0x07): Global Control 5 Register 8 (0x08): Global Control 5 Register 9 (0x08): Global Control 5 Register 9 (0x08): Global Control 6 Register 9 (0x08): Global Control 7 Register 10 (0x0A): Global Control 8 Register 11 (0x0B): Global Control 8 Register 12 (0x0C): Global Control 18 Register 13 (0x0D): Global Control 10 Register 14 (0x0E): Global Control 10 Register 15 (0x0F): Global Control 11 Register 15 (0x0F): Global Control 12 Register 15 (0x0F): Global Control 13 Port Registers Register 16 (0x10): Port 1 Control 0	53 54 54 54 54 55 55 55 55 55 56 56 56 57 57 58 59 59 59 60 60 61 61 61 61 62

	Register 33 (0x21): Port 2 Control 1	6	53
	Register 49 (0x31): Port 3 Control 1	6	63
	Register 18 (0x12): Port 1 Control 2		34
	Register 30 (0x32). Port 3 Control 2		
	Register 19 (0x13): Port 1 Control 3		
	Register 35 (0x23): Port 2 Control 3		
	Register 51 (0x33): Port 3 Control 3		
	Register 20 (0x14): Port 1 Control 4		<u>35</u>
	Register 36 (0x24): Port 2 Control 4		35
	Register 52 (0x34): Port 3 Control 4		
	Register 21 (0x15): Port 1 Control 5		
	Register 37 (0x25): Port 2 Control 5		
	Register 22 (0x16): Port 1 Control 6.(
	Register 38 (0x26): Port 2 Control 6		96
	Register 54 (0x36). Port 3 Control 6		66
	Register 23 (0x17) Poxt 1 Control 7	\	37
	Register 39 (0x27) Port & Control 7	<u> </u>	37
	Register 55 (0x37): Part 3 Sontrol 7		3 7
	Register 24 (0x18): Port Control 8		38
	Register 40 (0x28): Port & Control 8		
	Register 56 (0x38). Port 3 Control 8		
	Pegister 25 (NV10): Port Control 0		
	Register 4 1 (0x28). Port 2 Control 9	·	29
	Register 26 (UXIX): Port 1 PHY Special	Control/Status	70
	Register 42 YUX2XIX POR 2 PHY Special	Control/Status7	70
\ \		ied to port 3	
//		ult	
/ /		ult	
	Register 59 (0x3B): Reserved, not appli	ied to port 37	70
\	Register 28 (0x1C): Port 1 Control 12	7	71
		ied to port 3	
		ied to port 3	
	Register 30 (0x1E): Port 1 Status 0		72
		ied to port 3	
	Register 63 (0x3F): Port 3 Status 1		73
	Register 31 (0x1F): Port 1 Status 1 (cor	ntinued)	74
		ntinued)7	
	Register 63 (0x3F): Port 3 Status 1 (cor	ntinued)	74
		ol Register 07	
		ol Register 17	
		ol Register 27	
		ol Register 3	
		rol Register 4	
		rol Register 5	
		rol Register 6	
		rol Register 7	
		of Register 7	
		rol Register 9	
		rol Register 10	
		rol Register 11	
		rol Register 12	
		rol Register 13	
	Register 110 (0x6E): TOS Priority Conti	rol Register 14	31

Register 111 (0x6F): TOS Priority Control Register 15Register 112 (0x70): MAC Address Register 0	82
Register 112 (0x70): MAC Address Register 0	82
Register 113 (0x71): MAC Address Register 1	82
Register 114 (0x72): MAC Address Register 2	82
Register 115 (0x73): MAC Address Register 3	
Register 116 (0x74): MAC Address Register 4	82
	82
Register 118 (0x76): User Defined Register 1	83
Register 119 (0x77): User Defined Register 2	
Register 120 (0x78): User Defined Register 3	83
Register 121 (0x79): Indirect Access Control 0.	83
Register 122 (0x7A): Indirect Access Control 1	83
Register 123 (0x7B): Indirect Data Register 8	83
riogicior 12 i (oxi o): mangoi, bata riogradi i ((
Register 125 (0x7D): Indirect Data Régister 6	84
Register 126 (0x7E): Indirect Data Register 5	84
Register 127 (0x7F) Indirect Data Register A	84
Register 128 (0x80): Indirect Data Register 3	84
Register 129 (0x81): Yndirect Data Register 2	84
Register 130 (0x82): Indirect Data Register 1	84
Register 131 (0x83): Indirect Data Register 0	84
Register 132 (0x84): Digital Testing Status Q	84
Register 133 (0x85). Digital Testing Sontrol S	85
Register 134 10x86): Analog Testing Control 0	85
Register 135 (0x87): Ahalog Testing Control 1	85
Register 136 (0x88): Analog Testing Control 2	
Register 137 (0x89): Analog Testing Control 3	85
Register 138 (0x8A): Analog Desting Status	85
Register 189 (0x8B): Analog Testing Control 4	
Register 140 (Q) 8C); QM Debug 1	
Register (34 (0x8D)) QM Debug 2	85
Static MAC Address Table	
VLAN Table	
Dynamic MAC Address Table	
MIB (Management Information Base) Counters	
Additional MIB Counter Information	
Absolute Maximum Ratings ⁽¹⁾	
Operating Ratings ⁽¹⁾	92
Electrical Characteristics ⁽¹⁾	93
Timing Specifications	
EEPROM Timing	
SNI Timing	
MII Timing	
MAC Mode MII TimingPHY Mode MII Timing	
RMII Timing	
SPI Timing	
Input Timing	
Output Timing	
Auto-Negotiation Timing	
Reset Timing	
Reset Circuit	
Selection of Isolation Transformers	105
Selection of Reference Crystal	105
Package Information	
- I WYNWYY IIIYI IIIWUYII	

List of Figures

3		
Figure 1. Typical Straight Cable Connection		24
Figure 2. Typical Crossover Cable Connection		25
Figure 3. Auto-Negotiation and Parallel Operation		26
Figure 4. Destination Address Lookup Flow Chart, Stage	ę 1	29
Figure 5. Destination Address Resolution Flow Chart, S	e 1	30
riquie 6. 602. Ip ritority rieta rottitat	· λ·····λ··λ··λ····	.41
Figure 7. KS8893M EEPROM Configuration Timing Diag	ram	43
Figure 8. SPI Write Data Cycle		45
Figure 9. SPI Read Data Cycle		46
Figure 10. SPI Multiple Write		46
Figure 11. SPI Multiple Read		46
Figure 12: Far-Fnd Loopback Path		47
Figure 13. Near-end (Remote) Loopback Path		48
Figure 14. EEPROM Interface Input Timing Diagram		.95
Figure 15. EEPROM Interface Output Timing Diagram		.95
Figure 16. SNI Input Timing Diagram	$\langle A \rangle$	96
Figure 17. SNI Output Timing Diagram		96
Figure 18. MAC Mode MI Timing - Data Received from I	MII/	97
Figure 19. MAC Mode MIL Timing - Data Input to MIL		97
Figure 20. PHY Mode MH Timing - Data Received from N	AII	98
Figure 21. PHY Mode MII Thring - Data Input to MII		98
Figure 22: RMII Timing - Data Received from RMII		99
Figure 23: RMH Timing - Data Input to RMI		99
Figure 24. \$PI Input Timing	1	00
Figure 25. SPI Output Timing	1	01
Figure 26: Auto-Negotiation Timing	1	02
Figure 27. Reset Timing	1 1	03
Rigure 28. Recommended Reset Circuit	1	04
	vith CPU/FPGA Reset Output1	
	1	

List of Tables Table 1. FX and TX Mode Selection Table 2. MDI/MDI-X Pin Definitions..... Table 3. MII Signals..... Table 4: RMII Signal Description Table 5: RMII Signal Connections Table 6. SNI Signals..... Table 7. MII Management Interface Frame Format Table 8. Serial Management Interface (SMI) Frame Format..... Table 9: Spanning Tree States..... Table 10. Special Tagging Mode Format Table 11. STPID Egress Rules (Processor to Switch Port 3) Table 12. STPID Egress Rules (Switch Port 3 to Processor) Table 13. FID+DA Lookup in VLAN Mode Table 14. FID+SA Lookup in VLAN Mode Table 15. KS8893M SPI Connections..... Table 16. Format of Static MAC Table (8 Entries).... Table 17. Format of Static VLAM Table (16 Entries) Table 22. "All Port Dropped Racket Mis Counters Indirect Memory Offsets90 Table 23. EEPROM Timing Parameters 95 Table 24. SNI Timing Parameters 96 Table 25. MAC Mode WN Timing Parameters 97 Table 26. PHY Mode MN Timing Parameters 98

Pin Number	Pin Name	Type (1)	Description		
1	P1LED2	Ipu/O	Port 1 LED Indica	ators	
2	P1LED1	Ipu/O	(apply to all mod	es of operation, exc	cept Repeater Mod
3	P1LED0	Ipu/O		[LEDSEL1, LEDS	SELO]
			>	/ 10/01/	[0, 1]
			PYLED3	→	_
			R1LED2	Link/Act	100Link/Act
			R1DED1	Full duplex/Col	10Link/Act
			P1PED8	Speed	Full duplex
	\wedge	$\bigwedge \setminus \!$			
		~ // < r	1	[LEDSEL1, LEDS	SEL0]
\	///////////////////////////////////////	/////)	[1, 0]	[1, 1]
	<i>})/ //</i>	//	P1LED3	Act	_
^(// / / /	$\langle \langle \langle \rangle \rangle \rangle$	P1LED2	Link	_
	1////	\mathcal{N}	P1LED1	Full duplex/Col	_
		\mathcal{A}	P1LED0	Speed	_
			_	ow (full duplex), High (h ansmit / receive activity (), High (no link)	
			Repeater Mode (only)	
				[LEDSEL1, LEDS	SEL0]
				[0, 0]	
			P1LED3	RPT_COL	
			P1LED2	RPT_LINK3/RX	
			P1LED1	RPT_LINK2/RX	
			P1LED0	RPT_LINK1/RX	
			RPT_COL : Lo	w (collision)	
			RPT_LINK#/RX (receive	(# = port) : Low (link), activity)	High (no link), Toggle

Note:

^{1.} lpu/O = Input with internal pull-up during reset, output pin otherwise.

Pin Number	Pin Name	Type (1)	Description		
4	P2LED2	lpu/O	Port 2 LED Indicators		
5	P2LED1	Ipu/O	(apply to all mode	s of operation, exc	ept Repeater Mode
6	P2LED0	Ipu/O		(LEDSEL1, LEDS	EL0]
			$Y_{\wedge} \setminus \cap \setminus$	[0, 0]	[0, 1]
			P2LEQ3 /	7	_
			PZLED2	Link/Act	100Link/Act
			P2LEDY	Full duplex/Col	10Link/Act
		_ \ \	P&LEDO\	Speed	Full duplex
					•
				[LEDSEL1, LEDS	EL0]
				[1, 0]	[1, 1]
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$\sqrt{//\sqrt{C}}$	₹2LED3	Act	_
·	1 // // // /	$\sqrt{\ /\ /}$	P2LED2	Link	_
	1 // //	$\langle \mathcal{N} \rangle$	P2LED1	Full duplex/Col	_
\sim		10°	P2LED0	Speed	_
			_	w (full duplex), High (hnsmit / receive activity High (no link)	
			Repeater Mode (or	nly)	
				[LEDSEL1, LEDS	EL0]
				[0, 0]	
			P2LED3	RPT_ACT	
			P2LED2	RPT_ERR3	
			P2LED1	RPT_ERR2	
			P2LED0	RPT_ERR1	
			isolation, p	(activity) oort) : Low (error statu partition, jabber, or JK	
			LEDSEL1 is exte	ernal strap-in pin 70. ernal strap-in pin 23.	
			P2I FD3 is nin 20	.).	
			P2LED3 is pin 20 During reset, P2l	J. LED[2:0] are inputs	for internal testing.
7	DGND	Gnd			for internal testing.

Note:

1. P = Power supply.
Gnd = Ground.
Ipd = Input w/ internal pull-down.
Ipu/O = Input with internal pull-up during reset, output pin otherwise.

Pin Number	Pin Name	Type ⁽¹⁾	Description
9	NC	lpd	No connect
10	NC	lpd	No connect
11	NC	lpu .	No connect
12	ADVFC	lpu	1 = advertise the switch's flow control capability via auto negotiation. 0 = will not advertise the switch's flow control capability via auto negotiation.
13	P2ANEN	lpu /	↑= enable auto negotiation on port 2
10			0 = disable auto negotiation on port 2
14	P2SPD\	[pd]	1 = force port 2 to 100BT if P2ANEN = 0
			Q = force port 2 to 10BT if P2ANEN = 0
15	R2DPX	We S	1 = port 2 default to full duplex mode if P2ANEN = 1 and auto negotiation fails. Force port 2 in full duplex mode if P2ANEN = 0.
$\sqrt{}$			0 = port 2 default to half duplex mode if P2ANEN = 1 and auto negotiation fails. Force port 2 in half duplex mode if P2ANEN = 0.
16	R2FKC	rpd	1 = always enable (force) port 2 flow control feature
			0 = port 2 flow control feature enable is determined by auto negotiation result.
17	WC /	Opu	No connect
18) NC	lpd	No connect
19 //	NC	lpd	No connect
20	P2LED3	Opd	Port 2 LED indicator
			Note: Internal pull-down is weak; it will not turn ON the LED. See description in pin 4.
21	DGND	Gnd	Digital ground
22	VDDC / VOUT 1V2	Р	V_{DDC} : For KS8893M, this is an input power pin for the 1.2V digital core V_{DD} .
			$V_{\text{OUT_1V2}}$: For KS8893ML, this is a 1.2V output power pin to supply the KS8893ML's input power pins: V_{DDAP} (pin 63), V_{DDC} (pins 91 and 123), and V_{DDA} (pins 38, 43, and 57).
23	LEDSEL1	lpd	LED display mode select
			See description in pins 1 and 4.
24	NC	0	No connect
25	P1LED3	Opd	Port 1 LED indicator
			Note: An external 1K pull-down is needed on this pin if it is connected to a LED. The 1K resistor will not turn ON the LED.
			See description in pin 1.

Note:

1. P = Power supply.

Gnd = Ground.

O = Output.

lpu = Input w/ internal pull-up.

lpd = Input w/ internal pull-down.

Opu = Output w/ internal pull-up.

Opd = Output w/ internal pull-down.

Pin Number	Pin Name	Type (1)	Description
26	RMII_EN	Opd	Strap pin for RMII Mode
			0 = Disable
			1 = Enable
			After reset, this pin has no meaning and is a no connect.
27	HWPOVR	lpd	Hardware pin overwrite
			0 = Disable. All strap-in pins configurations are overwritten by the EEPROM configuration data
			1 = Enable. All strap-in pins configurations are overwritten by
			the EEPROW configuration data, except for register 0x2C bits [7:5], (port 2: auto-negotiation enable, force speed, force
			duplex).
28	P2MDIXDIS	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Port & Auto MDI/MDI-X
(\\\ < s	RD (default) = enable
\	/ // // /		PU = disable
29	P2MDX	1bq	Port 2 MDI/MDI-X setting when auto MDI/MDI-X is disabled.
	1/4 / / /	\times	PD (default) = MDI-X (transmit on TXP2 / TXM2 pins)
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			PU = MDI, (transmit on RXP2 / RXM2 pins)
30	/ NANAKY	Ipu	1 = enable auto negotiation on port 1
) ()			0 = disable auto negotiation on port 1
31 \ \ \	\P\sPQ\	lpd	1 = force port 1 to 100BT if P1ANEN = 0
) \ \		0 = force port 1 to 10BT if P1ANEN = 0
32	P1DPX	lpd	1 = port 1 default to full duplex mode if P1ANEN = 1 and auto negotiation fails. Force port 1 in full-duplex mode if P1ANEN = 0.
			0 = port 1 default to half duplex mode if P1ANEN = 1 and auto negotiation fails. Force port 1 in half duplex mode if P1ANEN = 0.
33	P1FFC	lpd	1 = always enable (force) port 1 flow control feature
			0 = port 1 flow control feature enable is determined by auto negotiation result.
34	NC	lpd	No connect
35	NC	lpd	No connect
36	PWRDN	lpu	Chip power down input (active low)
37	AGND	Gnd	Analog ground
38	VDDA	Р	1.2V analog V _{DD}
39	AGND	Gnd	Analog ground
40	MUX1	1	Factory test pin - float for normal operation
41	MUX2	1	Factory test pin - float for normal operation

Note:

1. P = Power supply.

Gnd = Ground.

I = Input.

lpu = Input w/ internal pull-up.

lpd = Input w/ internal pull-down.

Opd = Output w/ internal pull-down.

I	Pin Number	Pin Name	Type (1)	Description
4	42	AGND	Gnd	Analog ground
4	43	VDDA	P	1.2V analog V _{DQ}
4	44	FXSD1	1	Piber signal detect/ factory test pin
4	45	RXP1	1/0	Physical receive or transmit signal (+ differential)
4	46	RXM1	1/0	Physical receive or transmit signal (- differential)
4	47	AGND	Gnd	Analog ground
4	48	TXP1	1/0	Physical transmit or receive signal (+ differential)
4	49	TXM1	10	Physical transmit or receive signal (– differential)
ţ	50	VDDATX \	P \\	3.31 Analog J _{DD}
ţ	51	#QDARX \	\P\\>\\	3.3V analog V _{DD}
ţ	52	RXM2	1/9	Physical receive or transmit signal (– differential)
ţ	53	RXR2\\	$\langle 1/0 \rangle$	Physical receive or transmit signal (+ differential)
ţ	54	AGNO \	Gnd \	Analog ground.
ţ	55	TXM2	1/0 N	Physical transmit or receive signal (– differential)
ţ	56	TXP2	TO ON	Physical transmit or receive signal (+ differential)
!	57	VPDA \	À	1.2V analog V _{DD}
	58	AGNQ \\	Gnd	Analog ground
\bigcirc	69 \ \ \	TEST1	I	Factory test pin - float for normal operation
1	60	TEST2	I	Factory test pin - float for normal operation
/ 1	61	I\$ET	0	Set physical transmit output current.
	\mathcal{O}			Pull-down this pin with a 3.01K 1% resistor to ground.
6	62	AGND	Gnd	Analog ground
6	63	VDDAP	Р	1.2V analog V _{DD} for PLL
6	64	AGND	Gnd	Analog ground.
6	65	X1	1	25MHz crystal/oscillator clock connections
(66	X2	0	Pins (X1, X2) connect to a crystal. If an oscillator is used, X1 connects to a 3.3V tolerant oscillator and X2 is a no connect.
				Note: Clock is +/- 50ppm for both crystal and oscillator.
(67	RST_N	lpu	Hardware reset pin (active low)
(68	UNUSED	1	Unused pin – externally pull down for normal operation
_ (69	UNUSED	I	Unused pin – externally pull down for normal operation

Note:

1. P = Power supply.

 $\mathsf{Gnd} = \mathsf{Ground}.$

I = Input.

O = Output.

I/O = Bi-directional.

lpu = Input w/ internal pull-up.

Pin Number	Pin Name	Type (1)	Description
70	LEDSEL0	I	LED display mode select
		_	See description in pins 1 and 4.
71	SMTXEN	1	Switch MII transmit enable
72	SMTXD3	1	Switch MII transmit data bit 3
73	SMTXD2		Switch MII transmit data bit 2
74	SMTXD1		Switch MII transmit data bit 1
75	SMTXD0		Switch MN transmit data bit 0
76	SMTXER	T/ V	Switch MM transmit error
777	SMTX& REFCLK	1/0	Switch MII transmit clock (MII and SNI modes only) Output in PHY MII mode and SNI mode toput in MAC MII mode Reference Clock (RMII mode only)
			Input for 50MHz +/- 50ppm system clock
			Note: In RMII mode, pin X1 is pulled up to VDDIO supply with a 10K resistor and pin X2 is a no connect.
78	DEND //	Gnd	Digital ground
79	/ / / Qragy	P	3.3V digital V _{DD}
80	SMRXC\\>	I/O	Switch MII receive clock.
√			Output in PHY MII mode Input in MAC MII mode
81	SMRXDV	0	Switch MII receive data valid
82) \	SMRXD3	lpd/O	Switch MII receive data bit 3
			Strap option: switch MII full-duplex flow control PD (default) = disable PU = enable
83	SMRXD2	lpd/O	Switch MII receive data bit 2
			Strap option: switch MII is in PD (default) = full-duplex mode PU = half-duplex mode
84	SMRXD1	lpd/O	Switch MII receive data bit 1
			Strap option: Switch MII is in PD (default) = 100Mbps mode PU = 10Mbps mode
85	SMRXD0	I/O	Switch MII receive data bit 0
			Strap option: switch will accept packet size up to PD = 1536 bytes (inclusive) PU = 1522 bytes (tagged), 1518 bytes (untagged)
86	SCOL	I/O	Switch MII collision detect
87	SCRS	I/O	Switch MII carrier sense

I = Input.
O = Output.
Ipd/O = Input w/ internal pull-down during reset, output pin otherwise.
I/O = Bi-directional.

Note:
1. P = Power supply.
Gnd = Ground.

	Pin Number	Pin Name	Type (1)	Description
	88	SCONF1	1	Switch MII Interface configuration
·	89	SCONF0	1	(SCONF1, SCONF0) Description
				(0,0) disable, outputs tri-stated
				(0,71) PHY mode MII
				(1,0) MAC mode MII
				(1)1 RHV mode SNI
	90	DGND	Gnd	Digital ground
	91	VDDC	P	V.2V digital VDD
	92	UNUSED		Unused pins - externally pull down for normal operation
	93	UNUSED	10//	
	94	мрс /		MN management interface: clock input
	95	WINDIO//	/ C /M	MH management interface: data input/output
				Note: an external pull-up is needed on this pin when it is in use.
	96	SPIQ / /	0	SPI slave mode: serial data output
	< 1			See description in pins 100 and 101.
				Note: an external pull-up is needed on this pin when it is in use.
\setminus	9 7 \ \ \ \	/ecr/	I/O	SPI slave mode / I ² C slave mode: clock input
				I ² C master mode: clock output
)		See description in pins 100 and 101.
	98	SDA	I/O	SPI slave mode: serial data input
				I ² C master/slave mode: serial data input/output
				See description in pins 100 and 101.
				Note: an external pull-up is needed on this pin when it is in use.
·	99	SPIS_N	1	SPI slave mode: chip select (active low)
				When SPIS_N is high, the KS8893M is deselected and SPIQ is held in high impedance state.
				A high-to-low transition is used to initiate SPI data transfer.
				See description in pins 100 and 101.
				Note: an external pull-up is needed on this pin when it is in use.

Note:

1. P = Power supply.

 $\mathsf{Gnd} = \mathsf{Ground}.$

I = Input.

O = Output.

I/O = Bi-directional.

Pin Number	Pin Name	Type (1)	Description
100	PS1	1	Serial bus configuration pins to select mode of access to
101	PS0	1	KS8893M internal registers.
			[RS1, PS0] = $[0, 0]$ — V^2 C master (EEPROM) mode
			(If EEPROM is not detected, the KS8893M will be configured
			with the default values of its internal registers and the values of its strap-in piris.
		_	
			Interface Signals Type Description SPIC Not used (tri-stated)
			SCA O I ² C clock
			SDA I/O I ² C data I/O
			SRIS_N I Not used
	$\langle \langle \rangle \rangle$	$\bigwedge \bigwedge $	
		\\\	$PS1, PS0] = [0, 1] - I^2C$ slave mode
\	$\langle \langle \langle \langle \rangle \rangle \rangle \rangle$	// //	The external I ² C master will drive the SCL clock.
	} // //		The KS8893M device addresses are:
	// ///	$\mathcal{N} \mathcal{N}$	1011_1111 <read></read>
			1011_1110 <write></write>
		\bigvee	Interface Signals Type Description
$\setminus \setminus \setminus \setminus \setminus$	$\langle \cdot \cdot \cdot \cdot \rangle$	>	SPIQ O Not used (tri-stated)
$\sqrt{}$	M//>		SCL I I ² C clock
	///>		SDA I/O I ² C data I/O
))		SPIS_N I Not used
	\downarrow		[PS1, PS0] = [1, 0] — SPI slave mode
			Interface Signals Type Description
			SPIQ O SPI data out
			SCL I SPI clock
			SDA I SPI data In
			SPIS_N I SPI chip select
			[PS1, PS0] = [1, 1] - SMI-mode
			In this mode, the KS8893M provides access to all its internal
			8-bit registers through its MDC and MDIO pins.
			Note:
			When (PS1, PS0) \neq (1,1), the KS8893M provides access to
			its 16-bit MIIM registers through its MDC and MDIO pins.
102	UNUSED	1	Unused pins – externally pull up for normal operation
103	UNUSED	1	

Note:

1. I = Input.

Pin Number	Pin Name	Type (1)	Description
104	UNUSED	1	Unused pins – externally pull up for normal operation
105	UNUSED	1	
106	DGND	Gnd	Digital ground
107	VDDIO	Р	3,8V digital VpD
108	UNUSED	1	Unused pins - externally pull up for normal operation
109	UNUSED		
110	UNUSED		Onused pin – externally pull down for normal operation
111	UNUSED	\ \ \ \	Doused pin externally pull down for normal operation
112	имиѕѐр /		Unused pin – externally pull down for normal operation
113	MNUSED	\r \\ \\ \\	Unused pin – externally pull down for normal operation
114	UNDSED	W	Unused pin – externally pull down for normal operation
115	UNIVSEQ\	1//	Unused pin – externally pull down for normal operation
116	UNUSED //		Unused pin – externally pull down for normal operation
117	NNUSED/	i V	Unused pin – externally pull down for normal operation
118	UNUSED /	\nearrow	Unused pin – externally pull down for normal operation
119	DANUSED //	\rightarrow	Unused pin – externally pull down for normal operation
120	DWDSED /	1	Unused pin – externally pull down for normal operation
121	/ Mundépd>	1	Unused pin – externally pull down for normal operation
122	pgND>	Gnd	Digital ground
123	VDDC VDDC	Р	1.2V digital V _{DD}
124	UNUSED	1	Unused pin – externally pull down for normal operation
125	UNUSED	1	Unused pin – externally pull down for normal operation
126	UNUSED	1	Unused pin – externally pull down for normal operation
127	TESTEN	lpd	Scan Test Enable
			For normal operation, pull-down this pin to ground.
128	SCANEN	lpd	Scan Test Scan Mux Enable
			For normal operation, pull-down this pin to ground.


Note:

1. P = Power supply.

Gnd = Ground.

I = Input.

lpd = Input w/ internal pull-down.



128-Pin PQFP (Top View)

Functional Description

The KS8893M contains two 10/100 physical layer transceivers and three MAC units with an integrated Layer 2 managed switch.

The KS8893M has the flexibility to reside in either a managed of tramanaged design. In a managed design, the host processor has complete control of the KS8893M via the SMI interface, MIIM interface, SPI bus, or I²C bus. An unmanaged design is achieved through I/O strapping and/or EEPROM programming at system reset time.

On the media side, the KS8893M supports IEEE 802,3 10BASE T and 100BASE-TX on both PHY ports, and also 100BASE-FX on PHY port 1, which allows the KS8893M to be used as a media converter.

The KS8893ML is the single supply version with all the identical rich features of the KS8893M. In the KS8893ML version, pin number 22 provides 1.2V output power to the KS8893ML's V_{DDC} , V_{DDA} , and V_{DDAP} power pins. Refer to the Pin Description table for information about pin 22 (Pin Description and I/O Assignment).

Physical signal transmission and reception are enhanced through the use of patented analog circuitries that make the design more efficient and allow for lower power consumption and smaller chip die size.

Functional Overview. Physical Layer Transceiver

100BASE-TX Transmit

The 100BASE-TX transmit function performs parallel-to-serial conversion, 4B/5B coding, scrambling, NRZ-to-NRZI conversion, and MLT3 encoding and transmission.

The circuitry starts with a parallel to-serial conversion, which converts the MII data from the MAC into a 125MHz serial bit stream. The data and control stream is then converted into 4B/5B coding, followed by a scrambler. The serialized data is further converted from NRZ-to-NRZI format, and then transmitted in MLT3 current output. The output current is set by an external 1% 3.01K Ω resistor for the 1:1 transformer ratio.

The output signal has a typical rise/fall time of 4ns and complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot, and timing jitter. The wave-shaped 10BASE-T output is also incorporated into the 100BASE-TX transmitter.

100BASE-TX Receive

The 100BASE-TX receiver function performs adaptive equalization, DC restoration, MLT3-to-NRZI conversion, data and clock recovery, NRZI-to-NRZ conversion, de-scrambling, 4B/5B decoding, and serial-to-parallel conversion.

The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted pair cable. Since the amplitude loss and phase distortion is a function of the cable length, the equalizer must adjust its characteristics to optimize performance. In this design, the variable equalizer makes an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, and then tunes itself for optimization. This is an ongoing process and self-adjusts against environmental changes such as temperature variations.

Next, the equalized signal goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate for the effect of baseline wander and to improve the dynamic range. The differential data conversion circuit converts the MLT3 format back to NRZI. The slicing threshold is also adaptive.

The clock recovery circuit extracts the 125MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. This signal is sent through the de-scrambler followed by the 4B/5B decoder. Finally, the NRZ serial data is converted to the MII format and provided as the input data to the MAC.

June 2005 21 M9999-063005

PLL Clock Synthesizer

The KS8893M generates 125MHz, 31.25MHz, 25MHz, and 10MHz clocks for system timing. Internal clocks are generated from an external 25MHz crystal or oscillator. In RMII mode, these internal clocks are generated from an external 50MHz oscillator or system clock.

Scrambler/De-scrambler (100BASE-TX Only)

The purpose of the scrambler is to spread the power spectrum of the signal to reduce electromagnetic interference (EMI) and baseline wander. Transmitted data is scrambled through the use of an 11-bit wide linear feedback shift register (LFSR). The scrambler generates a 2047 bit non-repetitive sequence, and the receiver then de-scrambles the incoming data stream using the same sequence as at the transmitter.

100BASE-FX Operation

100BASE-FX operation is similar to 100BASE-TX operation with the differences being that the scrambler/descrambler and MLT3 encoder/decoder are bypassed on transmission and reception. In addition, auto negotiation is bypassed and auto MDYMQI-X is disabled.

100BASE-FX Signal Detection

In 100BASE-FX operation, FXSD1 (fiber signal detect), input pin 44, is usually connected to the fiber transceiver SD (signal detect) output pin 100BASE-FX mode is activated when the FXSD1 input pin is greater than 1V. When FXSD1 is between 1V and 1.8V, no fiber signal is detected and a far-end fault (FEF) is generated. When FXSD1 is over 2.2V, the fiber signal is detected.

Alternatively, the designer may choose not to implement the FEF feature. In this case, the FXSD1 input pin is tied high to force 100BASE-FX mode.

100BASE-EX) signal detection is summarized in the following table:

FXSD1 Input Voltage	Mode		
Less than 0.2V	TX mode		
Greater than 1V, but less than 1.8V	FX mode		
	No signal detected.		
	Far-end fault generated		
Greater than 2.2V	FX mode		
	Signal detected		

Table 1. FX and TX Mode Selection

To ensure proper operation, a resistive voltage divider is recommended to adjust the fiber transceiver SD output voltage swing to match the FXSD1 pin's input voltage threshold.

100BASE-FX Far-End Fault

A far-end fault (FEF) occurs when the signal detection is logically false on the receive side of the fiber transceiver. The KS8893M detects a FEF when its FXSD1 input is between 1V and 1.8V. When a FEF is detected, the KS8893M signals its fiber link partner that a FEF has occurred by sending 84 1's followed by a zero in the idle period between frames.

By default, FEF is enabled. FEF can be disabled through register setting.

10BASE-T Transmit

The 10BASE-T driver is incorporated with the 100BASE-TX driver to allow for transmission using the same magnetics. They are internally wave-shaped and pre-emphasized into outputs with a typical 2.3V amplitude. The harmonic contents are at least 27dB below the fundamental frequency when driven by an all-ones Manchester-encoded signal.

10BASE-T Receive

On the receive side, input buffers and level detecting squelch circuits are employed. A differential input receiver circuit and a phase-locked loop (PLL) perform the decoding function. The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 400mV or with short pulse widths to prevent noise at the RXR-or-RXM input from falsely triggering the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KS8893M decodes a data frame. The receiver clock is maintained active during idle periods in between data reception.

Power Management

The KS8893M features a per-port power down mode. To save power, a PHY port that is not in use can be powered down via port control register, or MII RHY register.

In addition, there is a full chip power down mode. When activated, the entire chip will be powered down.

MDI/MDI-X Auto Crossover

To eliminate the need for crossover cables between similar devices, the KS8893M supports HP Auto MDI/MDI-X and HEFE 802. Su standard MDI/MDI-X auto crossover. HP Auto MDI/MDI-X is the default.

The auto-sense function detects remote transmit and receive pairs and correctly assigns transmit and receive pairs for the K\$8893M device. This feature is extremely useful when end users are unaware of cable types, and also, saves on an additional uplink configuration connection. The auto-crossover feature can be disabled through the port control registers, or MII PHY registers.

The IEEE 802.3u standard MDI and MDI-X definitions are:

М	DI	MD	I-X
RJ-45 Pins	Signals	RJ-45 Pins	Signals
1	TD+	1	RD+
2	TD-	2	RD-
3	RD+	3	TD+
6	RD-	6	TD-

Table 2. MDI/MDI-X Pin Definitions

Straight Cable A straight cable connects an MDI device to an MDI-X device, or an MDI-X device to an MDI device. The following diagram depicts a typical straight cable connection between a NIC card (MDI) and a switch, or hub (MDI-X). 10/100 Ethernet 10/100 Ethernet Media Dependent Interface Media Dependent Interface 1 Transmit Pair Receive Pair 2 Straight 3 3 Cable 4 4 Receive Pair Transmit Pair 5 5 6 6 7 7 8 8 Modular Connector **Modular Connector** (RJ-45) (RJ-45) HUB NIC (Repeater or Switch)

Figure 1. Typical Straight Cable Connection




Figure 2. Typical Crossover Cable Connection

Auto-Negotiation

The KS8893M conforms to the auto negotiation protocol, defined in Clause 28 of the IEEE 802.3u specification.

Auto-negotiation allows unshielded twisted pair (UTP) link partners to select the best common mode of operation. In auto-negotiation, link partners advertise their capabilities across the link to each other. If auto-negotiation is not supported or the KS8893M link partner is forced to bypass auto-negotiation, the KS8893M sets its operating mode by observing the signal at its receiver. This is known as parallel detection, and allows the KS8893M to establish link by listening for a fixed signal protocol in the absence of auto-negotiation advertisement protocol.

The link up process is shown in the following flow diagram.




Figure 3. Auto-Negotiation and Parallel Operation

LinkMD Cable Diagnostics

The LinkMD feature utilizes time domain reflectometry (TDR) to analyze the cabling plant for common cabling problems such as open circuits, short circuits and impedance mismatches.

LinkMD works by sending a pulse of known amplitude and duration down the MDI and MDI-X pairs and then analyzes the shape of the reflected signal. Timing the pulse duration gives an indication of the distance to the cabling fault with maximum distance of 200m and accuracy of +/- 2m. Internal circuitry displays the TDR information in a user-readable digital format.

Note: Cable diagnostics are only valid for copper competitions and do not support fiber optic operation.

Access

LinkMD is initiated by accessing registers (26.27) and (42.43), the LinkMD Control/Status registers, for ports 1 and 2, respectively; and in conjunction with registers 29 and 45, Port Control Register 13, for ports 1 and 2, respectively.

Alternatively, the MIIM PHX registers 0 and 20 can be used for LinkMD access.

Usage

The following is a sample procedure for using LinkMD with registers {26,27,29} on port 1.

- 1. Disable auto MDI/MDI-X by writing a 1 to register 29, bit [2] to enable manual control over the differential pair used to transmit the LinkMD pulse.
- 2. (Start cable diagnostic test by writing a '1' to register 26, bit [4]. This enable bit is self-clearing.
- 3 Wait (poll) for register 28 bit [4] to return a '0', indicating cable diagnostic test is completed.
- 4. Read cable diagnostic test results in register 26, bits [6:5]. The results are as follows:
 - 00 = normal condition (valid test)
 - 01 = open condition detected in cable (valid test)
 - 10 = short condition detected in cable (valid test)
 - 11 = cable diagnostic test failed (invalid test)

The '11' case, invalid test, occurs when the KS8893M is unable to shut down the link partner. In this instance, the test is not run, since it would be impossible for the KS8893M to determine if the detected signal is a reflection of the signal generated or a signal from another source.

5. Get distance to fault by concatenating register 26, bit [0] and register 27, bits [7:0]; and multiplying the result by a constant of 0.4. The distance to the cable fault can be determined by the following formula:

D (distance to cable fault) = 0.4 x {(register 26, bit [0]),(register 27, bits [7:0])}

D (distance to cable fault) is expressed in meters.

Concatenated value of registers 26 and 27 is converted to decimal before multiplying by 0.4.

The constant (0.4) may be calibrated for different cabling conditions, including cables with a velocity of propagation that varies significantly from the norm.

For port 2 and for the MIIM PHY registers, LinkMD usage is similar.

Functional Overview: MAC and Switch

Address Lookup

The internal lookup table stores MAC addresses and their associated information. It contains a 1K unicast address table plus switching information.

The KS8893M is guaranteed to learn 1K addresses and distinguishes itself from hash-based lookup tables, which depending on the operating environment and probabilities, may not guarantee the absolute number of addresses it can learn.

Learning

The internal lookup engine updates its table with a new entry in the following conditions are met:

- 1. The received packet's Source Address (SA) does not exist in the lookup table.
- 2. The received packet is good the packet has no receiving errors, and is of legal length.

The lookup engine inserts the qualified SA into the table, along with the port number and time stamp. If the table is full, the last entry of the table is deleted to make room for the new entry.

Migration

The internal lookup engine also monitors whether a station has moved. If a station has moved, it will update the table accordingly. Migration happens when the following conditions are met:

- 1. (The received packet's SA is in the table but the associated source port information is different.
- 2. The received packet is good; the packet has no receiving errors, and is of legal length.

The lookup engine will update the existing record in the table with the new source port information.

Aging

The lookup engine updates the time stamp information of a record whenever the corresponding SA appears. The time stamp is used in the aging process. If a record is not updated for a period of time, the lookup engine removes the record from the table. The lookup engine constantly performs the aging process and will continuously remove aging records. The aging period is about 200 seconds. This feature can be enabled or disabled through register 3 (0x03) bit [2].

Forwarding

The KS8893M forwards packets using the algorithm that is depicted in the following flowcharts. Figure 4 shows stage one of the forwarding algorithm where the search engine looks up the VLAN ID, static table, and dynamic table for the destination address, and comes up with "port to forward 1" (PTF1). PTF1 is then further modified by spanning tree, IGMP snooping, port mirroring, and port VLAN processes to come up with "port to forward 2" (PTF2), as shown in Figure 5. The packet is sent to PTF2.




Figure 4. Destination Address Lookup Flow Chart, Stage 1




Figure 5. Destination Address Resolution Flow Chart, Stage 2

The KS8893M will not forward the following packets:

1. Error packets

These include framing errors, Frame Check Sequence (FCS) errors, alignment errors, and illegal size packet errors.

2. IEEE802.3x PAUSE frames

KS8893M intercepts these packets and performs full duplex flow control accordingly.

3. "Local" packets

Based on destination address (DA) lookup. If the destination port from the lookup table matches the port from which the packet originated, the packet is defined as "local."

Switching Engine

The KS8893M features a high-performance switching engine to move data to and from the MACs' packet buffers. It operates in store and forward mode, while the efficient switching mechanism reduces overall latency.

The switching engine has a 32kB internal frame buffer. This buffer pool is shared between all three ports. There are a total of 256 buffers available. Each buffer is sized at 128 bytes.

MAC Operation

The KS8893M strictly abides by IEEE 802.3 standards to maximize compatibility

Inter Packet Gap (IPG)

If a frame is successfully transmitted, the 96 bits time IPG is measured between the two consecutive MTXEN. If the current packet is experiencing collision, the 96 bits time IRG is measured from MCRS and the next MTXEN.

Back-Off Algorithm

The KS8893M implements the FEE 802.3 standard for the binary exponential back-off algorithm, and optional "aggressive mode" back-off. After 16 collisions, the packet is optionally dropped depending on the switch configuration for register 4 (0004) bit [3].

Late Collision

If a transmit packet experiences collisions after 512 bit times of the transmission, the packet is dropped.

Illegal Frames

The KS8893M discards frames less than 64 bytes, and can be programmed to accept frames up to1518 bytes, 1536 bytes or 1916 bytes. These maximum frame size settings are programmed in register 4 (0x04). Since the KS8893M supports VLAN tags, the maximum sizing is adjusted when these tags are present.

Full Duplex Flow Control

The K\$8893M supports standard IEEE 802.3x flow control frames on both transmit and receive sides.

On the receive side, if the KS8893M receives a pause control frame, the KS8893M will not transmit the next normal frame until the timer, specified in the pause control frame, expires. If another pause frame is received before the current timer expires, the timer will be updated with the new value in the second pause frame. During this period (while it is flow controlled), only flow control packets from the KS8893M are transmitted.

On the transmit side, the KS8893M has intelligent and efficient ways to determine when to invoke flow control. The flow control is based on availability of the system resources, including available buffers, available transmit queues and available receive queues.

The KS8893M will flow control a port that has just received a packet if the destination port resource is busy. The KS8893M issues a flow control frame (XOFF), containing the maximum pause time defined by the IEEE 802.3x standard. Once the resource is freed up, the KS8893M sends out the other flow control frame (XON) with zero pause time to turn off the flow control (turn on transmission to the port). A hysteresis feature is provided to prevent the flow control mechanism from being constantly activated and deactivated.

The KS8893M flow controls all ports if the receive queue becomes full.

Half-Duplex Backpressure

A half-duplex backpressure option (not in IEEE 802.3 standards) is also provided. The activation and deactivation conditions are the same as full duplex flow control. If backpressure is required, the KS8893M sends preambles to defer the other stations' transmission (carrier sense deference).

To avoid jabber and excessive deference (as defined in the 802.3 standard), after a certain time, the KS8893M discontinues the carrier sense and then raises it again quickly. This short silent time (no carrier sense) prevents other stations from sending out packets thus keeping other stations in a carrier sense deferred state. If the port has packets to send during a backpressure situation, the carrier sense type backpressure is interrupted and those packets are transmitted instead. If there are no additional packets to send, carrier sense type backpressure is

June 2005 31 M9999-063005

reactivated again until switch resources free up. If a collision occurs, the binary exponential back-off algorithm is skipped and carrier sense is generated immediately, thus reducing the chance of further collisions and carrier sense is maintained to prevent packet reception.

To ensure no packet loss in 10 BASE-T or 100 BASE-TX half duplex modes, the user must enable the following:

- 1. Aggressive back-off (register 3 (0x03), bit [0])
- 2. No excessive collision drop (register 4 (0x04), (3))

Note: These bits are not set as defaults as this is not the LEEE standard.

Broadcast Storm Protection

The KS8893M has an intelligent option to protect the switch system from receiving too many broadcast packets. As the broadcast packets are forwarded to all ports except the source port, an excessive number of switch resources (bandwidth and available space in transmit queues) may be utilized. The KS8893M has the option to include "multicast packets" for storm control. The broadcast storm rate parameters are programmed globally, and can be enabled or disabled on a per port basis. The rate is based on a 67ms interval for 100BT and a 500ms interval for 10BT. At the beginning of each interval, the counter is cleared to zero, and the rate limit mechanism starts to count the number of bytes during the interval. The rate definition is described in register 6 (0x06) and 7 (0x07). The default setting is 0x63 (99 decimal). This is equal to a rate of 1%, calculated as follows:

148,800 frames/sec * 67 phs/interval * 1% = 99 frames/interval (approx.) = 0x63

Note: 148,800 frames/sec is based on 64-byte block of packets in 100BASE-TX with 12 bytes of IPG and 8 bytes of preamble between two packets.

MII Interface Operation

The Media Independent Interface (MII) is specified in Clause 22 of the IEEE 802.3u Standard. It provides a common interface between physical layer and MAC layer devices. The MII provided by the KS8893M is connected to the device's third MAC. The interface contains two distinct groups of signals: one for transmission and the other for reseption. The following table describes the signals used by the MII bus.

KS8893M PHY-Mode	e Connections		KS8893M MAC-I	Mode Connections
External MAC Controller Signals	KS8893M PHY Signals	Pin Descriptions	External PHY Signals	KS8893M MAC Signals
MTXEN	SMTXEN	Transmit enable	MTXEN	SMRXDV
MTXER	SMTXER	Transmit error	MTXER	(not used)
MTXD3	SMTXD[3]	Transmit data bit 3	MTXD3	SMRXD[3]
MTXD2	SMTXD[2]	Transmit data bit 2	MTXD2	SMRXD[2]
MTXD1	SMTXD[1]	Transmit data bit 1	MTXD1	SMRXD[1]
MTXD0	SMTXD[0]	Transmit data bit 0	MTXD0	SMRXD[0]
MTXC	SMTXC	Transmit clock	MTXC	SMRXC
MCOL	SCOL	Collision detection	MCOL	SCOL
MCRS	SCRS	Carrier sense	MCRS	SCRS
MRXDV	SMRXDV	Receive data valid	MRXDV	SMTXEN
MRXER	(not used)	Receive error	MRXER	SMTXER
MRXD3	SMRXD[3]	Receive data bit 3	MRXD3	SMTXD[3]
MRXD2	SMRXD[2]	Receive data bit 2	MRXD2	SMTXD[2]
MRXD1	SMRXD[1]	Receive data bit 1	MRXD1	SMTXD[1]
MRXD0	SMRXD[0]	Receive data bit 0	MRXD0	SMTXD[0]
MRXC	SMRXC	Receive clock	MRXC	SMTXC

Table 3. MII Signals

June 2005 32 M9999-063005

The MII operates in either PHY mode or MAC mode. The data interface is a nibble wide and runs at ¼ the network bit rate (not encoded). Additional signals on the transmit side indicate when data is valid or when an error occurs during transmission. Similarly, the receive side has signals that convey when the data is valid and without physical layer errors. For half duplex operation, the SCOL signal indicates if a collision has occurred during transmission.

The KS8893M does not provide the MRXER signal for PHY mode operation and the MTXER signal for MAC mode operation. Normally, MRXER indicates a receive error coming from the physical layer device and MTXER indicates a transmit error from the MAC device. Since the switch filters error frames, these MII error signals are not used by the KS8893M. So, for PHY mode operation, if the device interfacing with the KS8893M has an MRXER input pin, it needs to be tied low. And, for MAC mode operation, if the device interfacing with the KS8893M has an MTXER input pin, it also needs to be tied low.

RMII Interface Operation

The Reduced Media Independent Interface (RMII) specifies a low pin count Media Independent Interface (MII). RMII provides a common interface between physical layer and MAC layer devices, is fully compliant with the IEEE 802.3u Standard, and has the following key characteristics:

- 1. Supports 10Mbps and 100Mbps data rates.
- 2. Uses a single 50 MH2 clock reference (provided externally).
- 3. Provides independent 2-bit wide (di-bit) transmit and receive data paths.
- 4. Contains two distinct groups of signals: one for transmission and the other for reception

The RMII provided by the KS893M is connected to the device's third MAC. It complies with the RMII Specification. The following table describes the signals used by the RMII bus. Refer to RMII Specification for full detail on the signal description.

RMII Signal Name	Direction (with respect to the PHY)	Direction (with respect to the MAC)	RMII Signal Description	KS8893M RMII Signal (direction)
REF_CLK	Input	Input or Output	Synchronous 50 MHz clock reference for receive, transmit and control interface	REFCLK (input)
CRS_DV	Output	Input	Carrier sense/ Receive data valid	SMRXDV (output)
RXD1	Output	Input	Receive data bit 1	SMRXD[1] (output)
RXD0	Output	Input	Receive data bit 0	SMRXD[0] (output)
TX_EN	Input	Output	Transmit enable	SMTXEN (input)
TXD1	Input	Output	Transmit data bit 1	SMTXD[1] (input)
TXD0	Input	Output	Transmit data bit 0	SMTXD[0] (input)
RX_ER	Output	Input (not required)	Receive error	(not used)
CRS_DV RXD1 RXD0 TX_EN TXD1 TXD0				SMTXER* (input) * Connects to RX_ER signal of RMII PHY device

Table 4: RMII Signal Description

The KS8893M filters error frames, and thus does not implement the RX_ER output signal. To detect error frames from RMII PHY devices, the SMTXER input signal of the KS8893M connected to the RXER output signal of the RMII PHY device.

Collision detection is implemented in accordance with the RMII Specification.

In RMII mode, tie MII signals, SMTXD[3:2] and SMTXER, to ground if they are not used.

The KS8893M RMII can interface with RMII PHY and RMINMAC devices. The latter allows two KS8893M devices to be connected back-to-back. The following table shows the KS8893M RMII pin connections with an external RMII PHY and an external RMII MAC, such as another KS8893M device.

KS8893M PHY-MAC	Connections (KS8893M MAC-MAC Connections			
External PHY Signals	KS8893M MAC Signals	Pin Descriptions	KS8893M MAC Signals	External MAC Signals		
REF_CLK \	REFCLK	Reference Clock	REFCLK	REF_CLK		
TX_EN	SMRXDV	Carrier sense/ Receive data valid	SMRXDV	TX_EN		
TXD1	SMRXD[1]	Receive data bit 1	SMRXD[1]	TXD1		
TXD0	SMRXD[0]	Receive data bit 0	SMRXD[0]	TXD0		
CRS_DV	SMTXEN	Transmit enable	SMTXEN	CRS_DV		
RXD\ \	SMTXD[1]	Transmit data bit 1	SMTXD[1]	RXD1		
RXD0	SMTXD[0]	Transmit data bit 0	SMTXD[0]	RXD0		
RX_ER-	SMTXER	Receive error	(not used)	(not used)		

Table 5: RMII Signal Connections

SNI (7-Wire) Operation

The serial network interface (SNI) or 7-wire is compatible with some controllers used for network layer protocol processing. In SNI mode, the KS8893M acts like a PHY and the external controller functions as the MAC. The KS8893M can interface directly with external controllers using the 7-wire interface. These signals are divided into two groups, one for transmission and the other for reception. The signals involved are described in the following table.

Pin Descriptions	External MAC Controller Signals	KS8893M PHY Signals
Transmit enable	TXEN	SMTXEN
Serial transmit data	TXD	SMTXD[0]
Transmit clock	TXC	SMTXC
Collision detection	COL	SCOL
Carrier sense	CRS	SMRXDV
Serial receive data	RXD	SMRXD[0]
Receive clock	RXC	SMRXC

Table 6. SNI Signals

The SNI interface is a bit wide data interface and therefore runs at the network bit rate (not encoded). An additional signal on the transmit side indicates when data is valid. Similarly, the receive side has an indicator that conveys when the data is valid.

For half duplex operation, the KS8893M's SCOL signal is used to indicate that a collision has occurred during transmission.

MII Management Interface (MIIM)

The KS8893M supports the IEEE 802.3 MII Management Interface, also known as the Management Data Input/Output (MDIO) Interface. This interface allows upper layer devices to monitor and control the states of the KS8893M. An external device with MDC/MDIO capability is used to read the PHY status or configure the PHY settings. Further detail on the MIM interface is found in Clause \$2.2.4.5 of the IEEE 802.3u Specification.

The MIIM interface consists of the following:

- A physical connection that incorporates the data line (MDIO) and the clock line (MDC).
- A specific protocol that operates across the aforementioned physical connection that allows an external controller to communicate with the KS8893M device.
- Access to a set of eight 16 bit registers consisting of six standard MIIM registers [0:5] and two custom MIIM registers [29, 31].

The following table depicts the MI Management Interface frame format.

\int		Preamble Start of Frame		Read/Write OP Code	PHY Address Bits [4:0]	REG Address Bits [4:0]	TA	Data Bits [15:0]	Idle		
	Read	Υ	32	1's	01	10	AAAAA	RRRRR	Z0	DDDDDDDD_DDDDDDD	Z
	Write		32/	1's	01	01	AAAAA	RRRRR	10	DDDDDDDD_DDDDDDD	Z

Table 7. MII Management Interface Frame Format

Serial Management Interface (SMI)

The SMI is the KS8893M non-standard MIIM interface that provides access to all KS8893M configuration registers. This interface allows an external device to completely monitor and control the states of the KS8893M.

The SMI interface consists of the following:

- A physical connection that incorporates the data line (MDIQ) and the clock line (MDC).
- A specific protocol that operates across the aforementioned physical connection that allows an external controller to communicate with the KS8893M device.
- Access to all KS8893M configuration registers. Register access includes the Global, Port and Advanced Control Registers 0-141 (0x00 - 0x8D), and indirect access to the standard MIIM registers [0:5] and custom MIIM registers [29, 31].

The following table depicts the SMI frame format

	Preamble	· II	tart ram	\	<i>、 </i>	Cod		PHY Add		REG Address	TA	Data Bits [15:0]	Idle
	$\langle \langle \rangle$	\nearrow		\setminus			$)^{\vee}$	Bits	[4:0]	Bits [4:0]			
Read	32 1's	6,	1/	$\overline{\ \ }$	Ø0)	>		1xRI	RR	RRRRR	Z0	0000_0000_DDDD_DDDD	Z
Write	32 1's	6	Ì)00			0xRI	RR	RRRRR	10	xxxx_xxxx_DDDD_DDDD	Z

Table 8. Serial Management Interface (SMI) Frame Format

SMI register read access is selected when OP Code is set to "00" and bit 4 of the PHY address is set to '1'. SMI register write access is selected when OP Code is set to "00" and bit 4 of the PHY address is set to '0'. PHY address bit[3] is undefined for SMI register access, and hence can be set to either '0' or '1' in read/write operations.

To access the KS8893M registers 0-141 (0x00 - 0x8D), the following applies:

- PHYAD[2:0] and REGAD[4:0] are concatenated to form the 8-bit address;
 that is, {PHYAD[2:0], REGAD[4:0]} = bits [7:0] of the 8-bit address.
- Registers are 8 data bits wide.

For read operation, data bits [15:8] are read back as 0's.

For write operation, data bits [15:8] are not defined, and hence can be set to either '0' or '1'.

SMI register access is the same as the MIIM register access, except for the register access requirements presented in this section.

Advanced Switch Functions

Spanning Tree Support

To support spanning tree, port 3 is the designated port for the processor.

The other ports (port 1 and port 2) can be configured in one of the five spanning tree states via "transmit enable", "receive enable" and "learning disable" register settings in registers 18 and 34 for ports 1 and 2, respectively. The following table shows the port setting and software actions taken for each of the five spanning tree states.

	Disable State	Port Setting	Software Action			
	The port should not forward or receive any packets. Learning is disabled.	"transmit enable = 0, receive enable = 0, learning disable = 1"	The processor-should not send any packets to the port. The switch may still send specific packets to the processor (packets that match some entries in the "static MAC table" with "overriding bit" set) and the processor should discard those packets. Address learning is disabled on the port in this state.			
	Blocking State	Port Setting	Software Action			
	Only packets to the processor are forwarded. Learning is disabled.	"transmit" enable = 0, receive enable = 0, learning disable =1"	The processor should not send any packets to the port(s) in this state. The processor should program the "Static MAC table" with the entries that it needs to receive (for example, BPDU packets). The "overriding" bit should also be set so that the switch will forward those specific packets to the processor. Address learning is disabled on the port in this state.			
	Listening State	Port Setting	Software Action			
	Only packets to and from the processor are forwarded. Learning is disabled.	"transmit enable = 0, receive enable = 0, learning disable =1"	The processor should program the "Static MAC table" with the entries that it needs to receive (for example, BPDU packets). The "overriding" bit should be set so that the switch will forward those specific packets to the processor. The processor may send packets to the port(s) in this state. See "Special Tagging Mode" for details. Address learning is disabled on the port in this state.			
	Learning State	Port Setting	Software Action			
	Only packets to and from the processor are forwarded. Learning is enabled.	"transmit enable = 0, receive enable = 0, learning disable = 0"	The processor should program the "Static MAC table" with the entries that it needs to receive (for example, BPDU packets). The "overriding" bit should be set so that the switch will forward those specific packets to the processor. The processor may send packets to the port(s) in this state. See "Special Tagging Mode" for details. Address learning is enabled on the port in this state.			
	Forwarding State Packets are forwarded and received normally. Learning is enabled. Packets are forwarded and received normally. Learning is enable = 1, learning disable = 0"		Software Action			
			The processor programs the "Static MAC table" with the entries that it needs to receive (for example, BPDU packets). The "overriding" bit is set so that the switch forwards those specific packets to the processor. The processor can send packets to the port(s) in this state. See "Special Tagging Mode" for details. Address learning is enabled on the port in this state.			

Table 9: Spanning Tree States

Special Tagging Mode

Special Tagging Mode is designed for spanning tree protocol ICMP snooping and is flexible for use in other applications. Special Tagging, similar to 802.1Q Tagging, requires software to change network drivers to insert/modify/strip/interpret the special tag. This mode is enabled by setting both register 11 bit [0] and register 48 bit [2] to '1'.

802.1Q Tag Format		$\tilde{\mathcal{A}}$			\$	spe	cial	Tag	gĘ	ormat
TPID (tag protocol identifier, 0x8100	0)+1	TCI.	<i>b</i> /	_ /	١.	· \	١	- \	· ·	ntrier, 0x810 + TCI

Table 10. Special Tagging Mode Format

The STPID is only seen and used by the port 3 interface, which should be connected to a processor. Packets from the processor to the switch's port 3 should be tagged with the STPID and the port mask, defined as follows:

"0001", forward packet to port 1 only

"0010", forward packet to port 2 only

"0011", broadcast packet to port 1 and port 2

Packets with normal tags ("0000" port masks) will use KS8893M internal MAC table lookup to determine the forwarding port(s). Also, it packets from the processor are not tagged, the KS8893M will treat them as normal packets and use internal MAC table lookup to determine the forwarding port(s).

The K\$8893M uses a non-zero "port mask" to bypass the internal MAC table lookup result, and override any port setting, regardless of port states (disable, blocking, listening, learning). The table below shows the processor to switch egress rules when dealing with STPID.

Ingress Tag Field	TX port "tag insertion"	TX port "tag removal"	Egress Action to Tag Field
			- Modify tag field to 0x8100
			- Recalculate CRC
(0x810+ port mask)	0	0	- No change to TCI if not null VID
			- Replace VID with ingress (port 3) port VID if null VID
			- (STPID + TCI) will be removed
(0x810+ port mask)	0	1	- Padding to 64 bytes if necessary
			- Recalculate CRC
			- Modify tag field to 0x8100
			- Recalculate CRC
(0x810+ port mask)	1	0	- No change to TCI if not null VID
			- Replace VID with ingress (port 3) port VID if null VID
			- Modify tag field to 0x8100
			- Recalculate CRC
(0x810+ port mask)	1	1	- No change to TCI if not null VID
			- Replace VID with ingress (port 3) port VID if null VID
Not Tagged	Don't care	Don't care	- Determined by the Dynamic MAC Address Table

Table 11. STPID Egress Rules (Processor to Switch Port 3)

For packets from regular ports (port 1 & port 2) to port 3, the port mask is used to tell the processor which port the packets were received on, defined as follows:

"0001", packet from port 1 "0010", packet from port 2

No port mask values, other than the previous two defined ones, should be received in this direction in Special Tagging Mode. The switch to processor egress rules are defined as follows:

Ingress Packets	Egress Action to Tag Field
Tagged with 0x8100 + TCI	- Modify TPID to 0x8 10 + "port mask", which indicates source port. - No change to TCI if VID is not not! - Replace null VID with ingress port VID - Recalculate CRC
Not tagged.	- Insert TPID to 0x810 + "port mask", which indicates source port - Insert TCI with ingress port VID - Recalculate CRC

Table 12. STPID Egress Rules (Switch Port 3 to Processor)

IGMP Support

For Internet Group Management Rrotocol (IGMP) support in layer 2, the KS8893M provides two components:

KGMP Snooping

The K\$8893M traps IGMP packets and forwards them only to the processor (port 3). The IGMP packets are identified as IP packets (either Ethernet IP packets, or IEEE 802.3 SNAP IP packets) with IP version = 0x4 and protocol version number = 0x2.

Multicast Address Insertion in the Static MAC Table

Once the multicast address is programmed in the Static MAC Table, the multicast session is trimmed to the subscribed ports, instead of broadcasting to all ports.

To enable IGMP support, set register 5 bit [6] to '1'. Also, Special Tagging Mode needs to be enabled, so that the processor knows which port the IGMP packet was received on. This is achieved by setting both register 11 bit [0] and register 48 bit [2] to '1'.

IPv6 MLD Snooping

The KS8893M traps IPv6 Multicast Listener Discovery (MLD) packets and forwards them only to the processor (port 3). MLD snooping is controlled by register 5 bit 5 (MLD snooping enable) and register 5 bit 4 (MLD option).

With MLD snooping enabled, the KS8893M traps packets that meet all of the following conditions:

- IPv6 multicast packets
- Hop count limit = 1
- IPv6 next header = 1 or 58 (or = 0 with hop-by-hop next header = 1 or 58)

If the MLD option bit is set to "1", the KS8893M traps packets with the following additional condition:

IPv6 next header = 43, 44, 50, 51, or 60 (or = 0 with hop-by-hop next header = 43, 44, 50, 51, or 60)

For MLD snooping, Special Tagging Mode also needs to be enabled, so that the processor knows which port the MLD packet was received on. This is achieved by setting both register 11 bit [0] and register 48 bit [2] to '1'.

June 2005 39 M9999-063005

Port Mirroring Support

KS8893M supports "Port Mirroring" comprehensively as:

"receive only" mirror on a port

All the packets received on the port are mirrored on the sniffer port. For example, port 1 is programmed to be "receive sniff" and port 3 is programmed to be the "sniffer port". A packet received on port 1 is destined to port 2 after the internal lookup. The KS8893M forwards the packet to both port 2 and port 3. The KS8893M can optionally even forward "bad" received packets to the "sniffer port".

"transmit only" mirror on a port

All the packets transmitted on the port are mirrored on the snifter port. For example, port 1 is programmed to be "transmit sniff" and port 3 is programmed to be the "sniffer port". A packet received on port 2 is destined to port 1 after the internal lookup. The KS8893M forwards the packet to both port 1 and port 3.

"receive and transmit" mirror on two ports

All the packets received on port A and transmitted on port B are mirrored on the sniffer port. To turn on the "AND" feature, set register 5 bit 101 to 14. For example, port 1 is programmed to be "receive sniff", port 2 is programmed to be "transmit sniff", and port 3 is programmed to be the "sniffer port". A packet received on port 1 is destined to port 2 after the internal lookup. The KS8893M forwards the packet to both port 2 and port 3.

Multiple ports can be selected as "receive sniff" or "transmit sniff". In addition, any port can be selected as the "sniffer port". All these per port features can be selected through registers 17, 33 and 49 for ports 1, 2 and 3, respectively.

(EEE 802.1Q VLAN Support

The KS8893M supports 16 active VLANs out of the 4096 possible VLANs specified in the IEEE 802.1Q specification. KS8893M provides a 16-entries VLAN Table, which converts the 12-bits VLAN ID (VID) to the 4-bits Filter ID (FID) for address lookup. If a non-tagged or null-VID-tagged packet is received, the ingress port default VID is used for lookup. In VLAN mode, the lookup process starts with VLAN Table lookup to determine whether the VID is valid. If the VID is not valid, the packet is dropped and its address is not learned. If the VID is valid, the FID is retrieved for further lookup. The FID + Destination Address (FID+DA) are used to determine the destination port. The FID + Source Address (FID+SA) are used for address learning.

DA found in Static MAC Table?	Use FID flag?	FID match?	DA+FID found in Dynamic MAC Table?	Action
No	Don't care	Don't care	No	Broadcast to the membership ports defined in the <i>VLAN Table</i> bits [18:16]
No	Don't care	Don't care	Yes	Send to the destination port defined in the Dynamic MAC Address Table bits [53:52]
Yes	0	Don't care	Don't care	Send to the destination port(s) defined in the Static MAC Address Table bits [50:48]
Yes	1	No	No	Broadcast to the membership ports defined in the <i>VLAN Table</i> bits [18:16]
Yes	1	No	Yes	Send to the destination port defined in the Dynamic MAC Address Table bits [53:52]
Yes	1	Yes	Don't care	Send to the destination port(s) defined in the Static MAC Address Table bits [50:48]

Table 13. FID+DA Lookup in VLAN Mode

FID+SA found in Dynamic MAC Table?	Action
No	Learn and add FID+SA to the Dynamic MAC Address Table
Yes	Update time stamp

Table 14. FID+SA Lookup in VLAN Mode

Advanced VLAN features, such as "Ingress VLAN filtering" and "Discard Non PVID packets" are also supported by the KS8893M. These features can be set on a per port basis, and are defined in register 18, 34 and 50 for ports 1, 2 and 3, respectively.

QoS Priority Support

The KS8893M provides Quality of Service (QoS) for applications such as VoIP and video conferencing. Offering four priority queues per port, the per-port transmit queue can be split into four priority queues: Queue 3 is the highest priority queue and Queue 0 is the lowest priority queue. Bit [0] of registers 16, 32 and 48 is used to enable split transmit queues for ports 1, 2 and 3, respectively. If a port's transmit queue is not split, high priority and low priority packets have equal priority in the transmit queue.

There is an additional option to either always deliver high priority packets first or use weighted fair queuing for the four priority queues. This global option is set and explained in bit [3] of register 5.

Port-Based Priority

With port-based priority, each ingress port is individually classified as a high priority receiving port. All packets received at the high priority receiving port are marked as high priority and are sent to the high-priority transmit queue if the corresponding transmit queue is split. Bits [4:3] of registers 16, 32 and 48 are used to enable port-based priority for ports 1, 2 and 3, respectively.

802.1p-Based Priority

For 802.1p-based priority, the KS8893M examines the ingress (incoming) packets to determine whether they are tagged. If tagged, the 3-bit priority field in the VLAN tag is retrieved and compared against the "priority mapping" value, as specified by the registers 12 and 13. The "priority mapping" value is programmable.

The following figure illustrates how the 802.1p priority field is embedded in the 802.1Q VLAN tag.




Figure 6. 802.1p Priority Field Format

802.1p-based priority is enabled by bit 5 of registers 16, 32 and 48 for ports 1, 2 and 3, respectively.

The KS8893M provides the option to insert or remove the priority tagged frame's header at each individual egress port. This header, consisting of the 2 bytes VLAN Protocol ID (VPID) and the 2-byte Tag Control Information field (TCI), is also referred to as the IEEE 802.1Q VLAN tag.

Tag Insertion is enabled by bit [2] of registers 16, 32 and 48 for ports 1, 2 and 3, respectively. At the egress port, untagged packets are tagged with the ingress port's default tag. The default tags are programmed in register sets {19,20}, {35,36} and {51,52} for ports 1, 2 and 3, respectively. The KS8893M will not add tags to already tagged packets.

Tag Removal is enabled by bit [1] of registers 16, 32 and 48 for ports 1, 2 and 3, respectively. At the egress port, tagged packets will have their 802.1Q VLAN Tags removed. The KS8893ML will not modify untagged packets.

The CRC is recalculated for both tag insertion and tag removal.

802.1p Priority Field Re-mapping is a QoS feature that allows the KS8893M to set the "User Priority Ceiling" at any ingress port. If the ingress packet's priority field has a higher priority value than the default tag's priority field of the ingress port, the packet's priority field is replaced with the default tag's priority field. The "User Priority Ceiling" is enabled by bit [3] of registers 17, 33 and 49 for ports 1, 2 and 3, respectively.

DiffServ-Based Priority

DiffServ-based priority uses the ToS registers (registers 96 to 111) in the Advanced Control Registers section. The ToS priority control registers implement a fully decoded, 64-bit Differentiated Services Code Point (DSCP) register to determine packet priority from the 6-bit ToS field in the IP header. When the most significant 6 bits of the ToS field are fully decoded, the resultant of the 64 possibilities is compared with the corresponding bits in the DSCP register to determine priority.

Rate Limiting Support

The KS8893M supports hardware rate limiting from 64 Kbps to 88 Mbps, independently on the "receive side" and on the "transmit side" on a per port basis. For 10BASE-T, a rate setting above 10 Mbps means the rate is not limited. On the receive side, the data receive rate for each priority at each port can be limited by setting up Ingress Rate Control Registers. On the transmit side, the data transmit rate for each priority queue at each port can be limited by setting up Egress Rate Control Registers. The size of each frame has options to include minimum IFG (Inter Frame Gap) or Preamble byte, in addition to the data field (from packet DA to FCS).

For ingress rate limiting, KS8893M provides options to selectively choose frames from all types, multicast, broadcast, and flooded unicast frames. The KS8893M counts the data rate from those selected type of frames. Packets are dropped at the ingress port when the data rate exceeds the specified rate limit.

For egress rate limiting, the Leaky Bucket algorithm is applied to each output priority queue for shaping output traffic. Inter frame gap is stretched on a per frame base to generate smooth, non-burst egress traffic. The throughput of each output priority queue is limited by the egress rate specified.

If any egress queue receives more traffic than the specified egress rate throughput, packets may be accumulated in the output queue and packet memory. After the memory of the queue or the port is used up, packet dropping or flow control will be triggered. As a result of congestion, the actual egress rate may be dominated by flow control/dropping at the ingress end, and may be therefore slightly less than the specified egress rate.

To reduce congestion, it is a good practice to make sure the egress bandwidth exceeds the ingress bandwidth.

Unicast MAC Address Filtering

The unicast MAC address filtering function works in conjunction with the static MAC address table. First, the static MAC address table is used to assign a dedicated MAC address to a specific port. If a unicast MAC address is not recorded in the static table, it is also not learned in the dynamic MAC table. The KS8893M is then configured with the option to either filter or forward unicast packets for an unknown MAC address. This option is enabled and configured in register 14.

June 2005 42 M9999-063005

This function is useful in preventing the broadcast of unicast packets that could degrade the quality of the port in applications such as voice over Internet Protocol (VoIP).

Configuration Interface

The KS8893M can operate as both a managed switch and an unmanaged switch

In unmanaged mode, the KS8893M is typically programmed using an EEPROM. If no EEPROM is present, the KS8893M is configured using its default register settings. Some defaults settings are configured via strap-in pin options. The strap-in pins are indicated in the "KS8893M Pin Description and ItO Assignment" table.

I²C Master Serial Bus Configuration

With an additional I²C ("2-wire") EEPROM, the KS8893M can perform more advanced switch features like "broadcast storm protection" and "rate control" without the need of an external processor.

For KS8893M I²C Master configuration, the EEPROM stores the configuration data for register 0 to register 120 (as defined in the KS8893M register map) with the exception of the "Read Only" status registers. After the deassertion of reset, the KS8893M sequentially reads in the configuration data for all 121 registers, starting from register 0. The configuration access time (t_{ram}) is less than 15 ms, as depicted in the following figure.




Figure 7. KS8893M EEPROM Configuration Timing Diagram

The following is a sample procedure for programming the KS8893M with a pre-configured EEPROM:

- 1. Connect the KS8893M to the EEPROM by joining the SCL and SDA signals of the respective devices. For the KS8893M, SCL is pin 97 and SDA is pin 98.
- 2. Enable I²C master mode by setting the KS8893M strap-in pins, PS[1:0] (pins 100 and 101, respectively) to "00".
- 3. Check to ensure that the KS8893M reset signal input, RST_N (pin 67), is properly connected to the external reset source at the board level.
- 4. Program the desired configuration data into the EEPROM.
- 5. Place the EEPROM on the board and power up the board.
- 6. Assert an active-low reset to the RST_N pin of the KS8893M. After reset is de-asserted, the KS8893M begins reading the configuration data from the EEPROM. The KS8893M checks that the first byte read from the EEPROM is "88". If this value is correct, EEPROM configuration continues. If not, EEPROM configuration access is denied and all other data sent from the EEPROM is ignored by the KS8893M. The configuration access time (tprom) is less than 15ms.

Note: For proper operation, check to ensure that the KS8893M PWRDN input signal (pin 36) is not asserted during the reset operation. The PWRDN input is active low.

I²C Slave Serial Bus Configuration

In managed mode, the KS8893M can be configured as an I²C slave device. In this mode, an I²C master device (external controller/CPU) has complete programming access to the KS8893M's 142 registers. Programming access includes the Global Registers, Port Registers, Advanced Control Registers and indirect access to the "Static MAC Table", "VLAN Table", "Dynamic MAC Table," and "MIB Counters." The tables and counters are indirectly accessed via registers 121 to 131.

In I²C slave mode, the KS8893M operates like other I²C slave devices. Addressing the KS8893M's 8-bit registers is similar to addressing Atmel's AT24C02 EEPROM's memory locations. Details of I²C read/write operations and related timing information can be found in the AT24C02 Datasheet.

Two fixed 8-bit device addresses are used to address the K\$8893M in \(^2\)C slave mode. One is for read; the other is for write. The addresses are as follow:

1011_1111 < read>
1011_1111 < read>

The following is a sample procedure for programming the KS8893M using the I2C slave serial bus:

- 1. Enable I²C slave mode by setting the KS8893M strap-in pins PS[1:0] (pins 100 and 101, respectively) to "01".
- 2. Power up the board and assert reset to the KS8893M. After reset, the "Start Switch" bit (register 1 bit [0]) is set to '0'.
- 3. Configure the desired register settings in the KS8893M, using the I2C write operation.
- 4. Read back and verify the register settings in the KS8893M, using the I²C read operation.
- 5. Write a 11 to the "Start Switch" bit to start the KS8893M with the programmed settings.

Note: The "Start Switch" bit cannot be set to '0' to stop the switch after an '1' is written to this bit. Thus, it is recommended that all switch configuration settings are programmed before the "Start Switch" bit is set to '1'.

Some of the configuration settings, such as "Aging enable", "Auto Negotiation Enable", "Force Speed" and "Power down" can be programmed after the switch has been started.

SPI Slave Serial Bus Configuration

In managed mode, the KS8893M can be configured as a SPI slave device. In this mode, a SPI master device (external controller/CPU) has complete programming access to the KS8893M's 142 registers. Programming access includes the Global Registers, Port Registers, Advanced Control Registers and indirect access to the "Static MAC Table", "VLAN Table", "Dynamic MAC Table" and "MIB Counters". The tables and counters are indirectly accessed via registers 121 to 131.

The KS8893M supports two standard SPI commands: '0000_0011' for data read and '0000_0010' for data write. SPI multiple read and multiple write are also supported by the KS8893M to expedite register read back and register configuration, respectively.

SPI multiple read is initiated when the master device continues to drive the KS8893M SPIS_N input pin (SPI Slave Select signal) low after a byte (a register) is read. The KS8893M internal address counter increments automatically to the next byte (next register) after the read. The next byte at the next register address is shifted out onto the KS8893M SPIQ output pin. SPI multiple read continues until the SPI master device terminates it by de-asserting the SPIS N signal to the KS8893M.

Similarly, SPI multiple write is initiated when the master device continues to drive the KS8893M SPIS_N input pin low after a byte (a register) is written. The KS8893M internal address counter increments automatically to the next byte (next register) after the write. The next byte that is sent from the master device to the KS8893M SDA input pin is written to the next register address. SPI multiple write continues until the SPI master device terminates it by de-asserting the SPIS_N signal to the KS8893M.

For both SPI multiple read and multiple write, the KS8893M internal address counter wraps back to register address zero once the highest register address is reached. This feature allows all 142 KS8893M registers to be read, or written with a single SPI command and any initial register address.

The KS8893M is capable of supporting a 5MHz SPI bus.

The following is a sample procedure for programming the KS8893M using the SPI bus:

1. At the board level, connect the KS8893M pins as follows:

KS8893M Pin #	KS8893M Signal	Name	External Processor Signal Description
99	SPIS_N	\setminus	SRI Slave Select
97	SCL (SPIC)	\ \	SRI Cłock
98	SDA (SPID)		SRI Data (Master output; Slave input)
96	SPIQ		SPN Qata (Maşter input; Slave output)

Table 15. KS8893M SPI Connections

- 2. Enable SPI slave mode by setting the KS8893M strap-in pins PS[1:0] (pins 100 and 101, respectively) to "10".
- 3. Power up the board and assert reser to the KS8893M.

 After reset, the "Start Switch" bit (register 1 bit [0]) is set to '0'.
- 4. Configure the desired register settings in the KS8893M, using the SPI write or multiple write command.
- 5. Read back and verify the register settings in the KS8893M, using the SPI read or multiple read command.
- 6. Write a 1' to the 'Start Switch' bit to start the KS8893M with the programmed settings.

Note: The "Start Switch" bit cannot be set to '0' to stop the switch after an '1' is written to this bit. Thus, it is recommended that all switch configuration settings are programmed before the "Start Switch" bit is set to '1'.

Some of the configuration settings, such as "Aging enable", "Auto Negotiation Enable", "Force Speed" and "Power down" can be programmed after the switch has been started.

The following four figures illustrate the SPI data cycles for "Write", "Read", "Multiple Write" and "Multiple Read". The read data is registered out of SPIQ on the falling edge of SPIC, and the data input on SPID is registered on the rising edge of SPIC.




Figure 8. SPI Write Data Cycle




Figure 10. SPI Multiple Write




Figure 11. SPI Multiple Read

Loopback Support

The KS8893M provides loopback support for remote diagnostic of failure. In loopback mode, the speed at both PHY ports needs to be set to 100BASE-TX. Two types of loopback are supported: Far-end Loopback and Near-end (Remote) Loopback.

Far-end Loopback

Far-end loopback is conducted between the KS8893M's two PHY ports. The loopback path starts at the "Originating." PHY port's receive inputs (RXP/RXM), wraps around at the "loopback" PHY port's PMD/PMA, and ends at the "Originating" PHY port's transmit outputs (TXP/TXM).

Bit [0] of registers 29 and 45 is used to enable fal-end loopback for ports 1 and 2, respectively. Alternatively, the MII Management register 0, bit [14] can be used to enable far-end loopback.

The far-end loopback path is illustrated in the following figure.




Figure 12: Far-End Loopback Path

Near-end (Remote) Loopback

Near-end (Remote) loopback is conducted at either PHY port 1 or RHY port 2.of the KS8893M. The loopback path starts at the PHY port's receive inputs (RXPx/RXMx), wraps around at the same PHY port's PMD/PMA, and ends at the PHY port's transmit outputs (TXPx/TXMx).

Bit [1] of registers 26 and 42 is used to enable near-end/loopback for ports 1 and 2, respectively. Alternatively, the MII Management register 31, bit [1] can be used to enable near-end loopback.

The near-end loopback paths are illustrated in the following figure.




Figure 13. Near-end (Remote) Loopback Path

MII Management (MIIM) Registers

The MIIM interface is used to access the MII PHY registers, defined in this section. The SPI, I²C, and SMI interfaces can also be used to access some of these registers. The latter three interfaces use a different mapping mechanism than the MIIM interface.

The "PHYADs" by defaults are assigned "0x1" for PHY1 (port 1) and "0x2" for RHY2 (port 2). Additionally, these "PHYADs" can be programmed to the PHY addresses specified in bits[7:3] of Register 15 (0x0F): Global Control 13.

The "REGAD" supported are 0x0-0x5, 0x1D and 0x1F

Register Number	Description
PHYAD = $0x1$, REGAD = $0x0$	PHY Basic Control Register
PHYAD = 0x1, RECAD = 0x1	RHY1 Başic Status Register
PHYAD = 0x1, REGAD = 0x2	PHX1 Physical Identifier I
PHYAD = $0x1$, REGAD = $0x3$	RHY1 Physical Identifier II
PHYAD = 0x1, REGAD = 0x4	PH Auto-Negotiation Advertisement Register
PHYAD = 0x1, REGAD = 0x5	PHY1 Auto-Negotiation Link Partner Ability Register
PHYAD = 0x1,0x6 - 0x1C	PHY1 Not supported
PHYAD = 0x1, 0x1D	PHY1 LinkMD Control/Status
PHYAD = Qx1, Ox1E	PHY1 Not supported
PHYAD = 0x1, 0x1F	PHY1 Special Control/Status
PAYAD = 0x2, REGAD = 0x0	PHY2 Basic Control Register
RHYAD = 0x2, REGAD = 0x1	PHY2 Basic Status Register
PHYAD = 0x2, REGAD = 0x2	PHY2 Physical Identifier I
PHYAD = 0x2, REGAD = 0x3	PHY2 Physical Identifier II
PHYAD = 0x2, REGAD = 0x4	PHY2 Auto-Negotiation Advertisement Register
PHYAD = 0x2, REGAD = 0x5	PHY2 Auto-Negotiation Link Partner Ability Register
PHYAD = 0x2, 0x6 - 0x1C	PHY2 Not supported
PHYAD = 0x2, 0x1D	PHY2 LinkMD Control/Status
PHYAD = 0x2, 0x1E	PHY2 Not supported
PHYAD = 0x2, 0x1F	PHY2 Special Control/Status

PHY1 Register 0 (PHYAD = 0x1, REGAD = 0x0): MII Basic Control PHY2 Register 0 (PHYAD = 0x2, REGAD = 0x0): MII Basic Control

Bit	Name	R/W	Description	Default	Reference
15	Soft reset	RO	NOT SUPPORTED	0	
14	Loopback	R/W	= 1, Perform loopback, as indicated:	0	Reg. 29, bit 0
			Port 1 Loopback (reg. 29, bit 0 = '1')		Reg. 45, bit 0
			Start: RXP2/RXM2 (port2) ()	\searrow	
			Loopback. PMD/PMA of port 1's PHY		
			End: TXP2/TXM2 (polt 2)		
			Port 2 Loopback (reg. 45, bit 0 = 1')		
			Start: RXP1/RXM1 (port 4)		
			Loopback PMDXPMA of port 2's PHY		
		\nearrow \setminus	End: (XR1/TXM1 (port 1)		
		$\langle \langle \ \rangle \rangle$	=0, Normal operation)		
13	Force 100	R/W	=1, 100 Mbps	0	Reg. 28, bit 6
		\sim \backslash \rangle	=0, 10 Mbps		Reg. 44, bit 6
12	AN enable	RW/	=1, Auto-negotiation enabled	1	Reg. 28, bit 7
			=0, Auto-negotiation disabled		Reg. 44, bit 7
11	Rower down	RW/	=1, Power down	0	Reg. 29, bit 3
\langle	$\wedge \ \ \ \ \ \ \ \ \ \ $		=0, Normal operation		Reg. 45, bit 3
70 /	Isolate	RO	NOT SUPPORTED	0	
9	Restart AN	R/W	=1, Restart auto-negotiation	0	Reg. 29, bit 5
	$\mathcal{N} \mathcal{N}$		=0, Normal operation		Reg. 45, bit 5
8	Force full	R/W	=1, Full duplex	0	Reg. 28, bit 5
	duplex		=0, Half duplex		Reg. 44, bit 5
7	Collision test	RO	NOT SUPPORTED	0	
6	Reserved	RO		0	
5	Hp_mdix	R/W	1 = HP Auto MDI/MDI-X mode	1	Reg. 31, bit 7
			0 = Micrel Auto MDI/MDI-X mode		Reg. 47, bit 7
4	Force MDI	R/W	=1, Force MDI (transmit on RXP / RXM pins)	0	Reg. 29, bit 1
			=0, Normal operation (transmit on TXP / TXM		Reg. 45, bit 1
			pins)		
3	Disable MDIX	R/W	=1, Disable auto MDI-X	0	Reg. 29, bit 2
			=0, Enable auto MDI-X		Reg. 45, bit 2
2	Disable far-end	R/W	=1, Disable far-end fault detection	0	Reg. 29, bit 4
	fault		=0, Normal operation		
1	Disable	R/W	=1, Disable transmit	0	Reg. 29, bit 6
	transmit		=0, Normal operation		Reg. 45, bit 6
0	Disable LED	R/W	=1, Disable LED	0	Reg. 29, bit 7
			=0, Normal operation		Reg. 45, bit 7

PHY1 Register 1 (PHYAD = 0x1, REGAD = 0x1): MII Basic Status PHY2 Register 1 (PHYAD = 0x2, REGAD = 0x1): MII Basic Status

Bit	Name	R/W	Description	Default	Reference
15	T4 capable	RO	=0, Not 100 BASE-T4 capable	0	
14	100 Full	RO	=1, 100BASE-TX full duplex capable	1	Always 1
	capable		=0, Not capable of 100BASE-TX full duplex		
13	100 Half	RO	=1, 100BASE-TX half duplex capable	\rightarrow	Always 1
	capable		=0, Not 100BASE-TX half duplex capable		
12	10 Full	RO	=1, 10BASE T full duplex capable	1	Always 1
	capable		=0, Not 10BASE-T full duplex capable		
11	10 Half	RO \	=1, 10BASE-T half duplex capable	1	Always 1
	capable		0, Not 10BASE-Thatf duplex capable		
10-7	Reserved	vág \		0000	
6	Preamble suppressed	166 /	MOT SUPPORTED	0	
5	AN complete	RO	=1. Auto-negotiation complete	0	Reg. 30, bit 6
	$\langle \langle \rangle \rangle$		=0, Auto-negotiation not completed		Reg. 46, bit 6
A	Far-end fault	RQ/	=1, Far-end fault detected	0	Reg. 31, bit 0
			√No far-end fault detected		
(3 (AN capable	RQ	=1, Auto-negotiation capable	1	Reg. 28, bit 7
		\searrow	=0, Not auto-negotiation capable		Reg. 44, bit 7
2	Link status	RO	=1, Link is up	0	Reg. 30, bit 5
/ /	\cup \setminus \cup		=0, Link is down		Reg. 46, bit 5

PHY1 Register 2 (PHYAD = 0x1, REGAD = 0x2): PHYID High PHY2 Register 2 (PHYAD = 0x2, REGAD = 0x2): PHYID High

RO

RO

1

Jabber test

Extended

capable

Bit	Name	R/W	Description	Default
15-0	PHYID high	RO	High order PHYID bits	0x0022

=0, Not extended register capable

0

0

NOT SUPPORTED

PHY1 Register 3 (PHYAD = 0x1, REGAD = 0x3): PHYID Low PHY2 Register 3 (PHYAD = 0x2, REGAD = 0x3): PHYID Low

Bit	Name	R/W	Description	Default
15-0	PHYID low	RO	Low order PHYID bits	0x1430

PHY1 Register 4 (PHYAD = 0x1, REGAD = 0x4): Auto-Negotiation Advertisement Ability PHY2 Register 4 (PHYAD = 0x2, REGAD = 0x4): Auto-Negotiation Advertisement Ability

Bit	Name	R/W	Description	Default	Reference
15	Next page	RO	NOT SUPPORTED	0	
14	Reserved	RO		9	
13	Remote fault	RO	NOT SUPPORTED \	Ø	
12-11	Reserved	RO	\/ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	96/	
10	Pause	R/W	=1, Advertise pause ability	M	Reg. 28, bit 4
			=0, Do not advertise pause ability		Reg. 44, bit 4
9	Reserved	R/W(0	
8	Adv 100 Full	R/W \	=1, Advertise 100 full duplex ability	1	Reg. 28, bit 3
			=0, Do not advertise 100 full duplex ability		Reg. 44, bit 3
7	Adv 100 Half	*K/W \	=1, Advertise 100 half dublex ability	1	Reg. 28, bit 2
	>		₹0, Do not advertise 100 half duplex ability		Reg. 44, bit 2
6	Adv 10 Full	R/W\	=1, Advertise\10 full duplex ability	1	Reg. 28, bit 1
			=0, Do not advertise 10 full duplex ability		Reg. 44, bit 1
5	Adv 10 Half	R/W/	=1. Advertise 10 half duplex ability	1	Reg. 28, bit 0
			=0. Do not advertise 10 half duplex ability		Reg. 44, bit 0
4-0	Selector field	RQ \	802.3	00001	

PHY1 Register 5 (PHYAD = 0x1, REGAD = 0x5): Auto-Negotiation Link Partner Ability PHY2 Register 5 (PHYAD = 0x2, REGAD = 0x5): Auto-Negotiation Link Partner Ability

	3 ()		,		•
Bit	Name	R/W	Description	Default	Reference
15	Next page	RO	NOT SUPPORTED	0	
14	LP ACK	RO	NOT SUPPORTED	0	
13	Remote fault	RO	NOT SUPPORTED	0	
12-11	Reserved	RO		00	
10	Pause	RO	Link partner pause capability	0	Reg. 30, bit 4
					Reg. 46, bit 4
9	Reserved	RO		0	
8	Adv 100 Full	RO	Link partner 100 full capability	0	Reg. 30, bit 3
					Reg. 46, bit 3
7	Adv 100 Half	RO	Link partner 100 half capability	0	Reg. 30, bit 2
					Reg. 46, bit 2
6	Adv 10 Full	RO	Link partner 10 full capability	0	Reg. 30, bit 1
					Reg. 46, bit 1
5	Adv 10 Half	RO	Link partner 10 half capability	0	Reg. 30, bit 0
					Reg. 46, bit 0
4-0	Reserved	RO		00000	

PHY1 Register 29 (PHYAD = 0x1, REGAD = 0x1D): LinkMD Control/Status PHY2 Register 29 (PHYAD = 0x2, REGAD = 0x1D): LinkMD Control/Status

Bit	Name	R/W	Description	Default	Reference
15	Vct_enable	R/W	1 = enable cable diagnostic. After VCT test	0	Reg. 26, bit 4
		(SC)	has completed, this bit will be self-cleared.		Reg. 42, bit 4
			0 = indicate cable diagnostic test (if enabled) has completed and the status information is valid for read.		
14-13	Vct_result	RO	00 = normal condition	90	Reg 26, bit[6:5]
		_	01 = open condition detected in cable		Reg 42, bit[6:5]
			10 = short condition detected in cable		
	_		M = cable diagnostic test has failed		
12	Vct 10M Short	RO C	1 = Less than 10 meter short	0	Reg. 26, bit 7
					Reg. 42, bit 7
11-9	Reserved \	1 99y	Reserved	000	
8-0	Vct_fault_count	RØ\	Distance to the fault.	{0, (0x00)}	{(Reg. 26, bit
			It's approximately 0.4m*vct_fault_count[8:0]		0), (Reg. 27, bit[7:0])}
					{(Reg. 42, bit 0), (Reg. 43, bit[7:0])}

PHY1 Register 31 (PHYAD = 0x1, REGAD = 0x1F): PHY Special Control/Status PHY2 Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status

Bit	Name	R/W	Description	Default	Reference
15-6	Reserved	RO	Reserved	{(0x00),00}	
5	Polrvs	RO	1 = polarity is reversed	0	Reg. 31, bit 5
			0 = polarity is not reversed		Reg. 47, bit 5
4	MDI-X status	RO	1 = MDI-X	0	Reg. 30, bit 7
			0 = MDI		Reg. 46, bit 7
3	Force_Ink	R/W	1 = Force link pass	0	Reg. 26, bit 3
			0 = Normal Operation		Reg. 42, bit 3
2	Pwrsave	R/W	1 = Enable power saving	1	Reg. 26, bit 2
			0 = Disable power saving		Reg. 42, bit 2
1	Remote	R/W	1 = Perform Remote loopback, as follows:	0	Reg. 26, bit 1
	Loopback		Port 1 (reg. 26, bit 1 = '1') Start: RXP1/RXM1 (port 1) Loopback: PMD/PMA of port 1's PHY End: TXP1/TXM1 (port 1) Port 2 (reg. 42, bit 1 = '1') Start: RXP2/RXM2 (port 2) Loopback: PMD/PMA of port 2's PHY End: TXP2/TXM2 (port 2) 0 = Normal Operation		Reg. 42, bit 1
0	Reserved	R/W	Reserved Do not change the default value.	0	

Register Map: Switch & PHY (8-bit registers)

Global Registers

Register (Decimal)	Register (Hex)	Description
0-1	0x00-0x01	Chip ID Registers
2-15	0x02-0x0F	Global Control Registers

Port Registers

Register (Decimal)	Register (Hex)	Description
16-29	0x10-0x1D	Port Control Registers, including MII PHY Registers
30-31	0x1E-0x1F	Port 1 Status Registers, including MII PHY Registers
32-45	0x20-0x2D	Port & Control Registers, including MII PHY Registers
46-47	0X2E-0x2F	Rort 2 Status Registers, including MII PHY Registers
48-57	0x30-0x39	Port 3 Control Registers
58-62	0x3A-0x3E // /	Reserved
63	-0x3F \\\	Port 3 Status Register
64-95	0x40-0x5F	Reserved

Advanced Control Registers

Register (Decimal)	Register (Hex)	Description
96-111	0x60-0x6P	TOS Priority Control Registers
112-117	0x70-0x75	Switch Engine's MAC Address Registers
118-120	0x76-0x78	User Defined Registers
121-122	0x79-0x7A	Indirect Access Control Registers
123-131	0x7B-0x83	Indirect Data Registers
132	0x84	Digital Testing Status Register
133	0x85	Digital Testing Control Register
134-137	0x86-0x89	Analog Testing Control Registers
138	0x8A	Analog Testing Status Register
139	0x8B	Analog Testing Control Register
140-141	0x8C-0x8D	QM Debug Registers

Global Registers

Register 0 (0x00): Chip ID0

Bit	Name	R/W	Description	Default
7-0	Family ID	RO	Chip family	0x88

Register 1 (0x01): Chip ID1 / Start Switch

Bit	Name	R/W	Description	Default
7-4	Chip ID	RO	0x2 is assigned to M series. (93M)	0x2
3-1	Revision ID	RO	Revision ID	-
0	Start Switch	RW	= 1, start the chip when external pins (PS1, PS0) = (0.1) or (1.0) or (1,1). Note: In (PS1, PS0) = (0.0) mode, the chip will start automatically after trying to read the external EEPROM. If EEPROM does not exist, the chip will use pin strapping and default values for all internal registers. If EEPROM is present, the contents in the EEPROM will be checked. The switch will check: (1) Register 0 = 0x88. (2) Register 1-bits [7:4] = 0x2. If this check is OK, the contents in the EEPROM will override chip registers' default values. = 0, chip will not start when external pins (PS1, PS0) = (0,1) or (1,0) or (1,1).	-

Register 2 (0x02): Global Control 0

Bit	Name	R/W	Doportorion	Default
DIL .		$\overline{}$	Description	Delault
7	New Back-off	K/M/	New back-off algorithm designed for UNH	0x0
$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	Enable \		1 = Enable	
		$\backslash \rangle$	0 = Disable	
6-4	Reserved	Ř/W	Reserved	0x4
			Do not change the default value.	
3	Pass Flow Control Packet	R/W	= 1, switch will not filter 802.1x "flow control" packets	0x0
2	Reserved	R/W	Reserved	0x1
			Do not change the default value.	
1	Reserved	R/W	Reserved	0
			Do not change the default value.	
0	Link Change Age	R/W	= 1, link change from "link" to "no link" will cause fast aging (<800us) to age address table faster. After an age cycle is complete, the age logic will return to normal aging (about 200 sec).	0
			Note: If any port is unplugged, all addresses will be automatically aged out.	

Register 3 (0x03): Global Control 1

Bit	Name	R/W	Description	Default
7	Pass All Frames	R/W	= 1, switch all packets including bad ones. Used solely for debugging purposes. Works in conjunction with sniffer mode only.	0
6	Reserved	R/W	Reserved	0
			Do not change the default value.	
5	IEEE 802.3x Transmit Direction Flow Control Enable	R/W	= 1, will enable transmit direction flow control feature. = 0, will not enable transmit direction flow control feature. Swifch will not generate any flow control (PAUSE) frame.	1
4	IEEE 802.3x Receive Direction Flow Control Eriable	R/W	= 1, will enable receive direction flow control feature. = 0, will not enable receive direction flow control feature. Switch will not reach of any flow control (PAUSE) frame it receives	1
3	Frame Length Field Check	R/W	1 = will check frame length field in the IEEE packets. If the actual length does not match, the packet will be dropped (for Length/Type field < 1500).	0
2	Aging Enable	R/W	1 = enable age function in the chip 0 = disable age function in the chip	1
1	Fast Age Enaple	R/W	1 turn on fast age (800us)	0
0 (Aggressive Back-off Enable	RWV	1 = enable more aggressive back off algorithm in half duplex mode to enhance performance. This is not an IEEE standard.	0

Register 4 (0x04) Global Control 2

Bit	Name	R/W	Description	Default
7	Unicast Port-VLAN	R/W	This feature is used with port-VLAN (described in reg. 17, reg. 33,)	1
	Mismatch Discard		= 1, all packets can not cross VLAN boundary	
	Discard		= 0, unicast packets (excluding unkown/multicast/ broadcast) can cross VLAN boundary	
			Note: Port mirroring is not supported if this bit is set to "0".	
6	Multicast Storm Protection	R/W	= 1, "Broadcast Storm Protection" does not include multicast packets. Only DA = FF-FF-FF-FF-FF packets will be regulated.	1
	Disable		= 0, "Broadcast Storm Protection" includes DA = FF-FF-FF-FF-FF and DA[40] = 1 packets.	
5	Back Pressure	R/W	= 1, carrier sense based backpressure is selected	1
	Mode		= 0, collision based backpressure is selected	

Register 4 (0x04): Global Control 2 (continued)

Bit	Name	R/W	Description	Default
4	Flow Control and Back Pressure Fair Mode	R/W	= 1, fair mode is selected. In this mode, if a flow control port and a non-flow control port talk to the same destination port, packets from the non-flow control port may be dropped. This is to prevent the flow control port from being flow controlled for an extended period of time. = 0, in this mode, if a flow control port and a non-flow control port talk to the same destination port, the flow control port will be flow controlled. This may not be "fair" to the flow control port.	1
3	No Excessive Collision Drop	R/W	= 1, the switch will not drop packets when 16 or more collisions occur. = 0, the switch will drop packets when 16 or more collisions occur.	0
2	Huge Packet Support	PR/W	= 1, will accept packet sizes up to 1916 bytes yinclusive). This bit setting will override setting from bit 1 of this register. = 0, the max packet size will be determined by bit 1 of this register.	0
1	Legal Maximum Packet Sixe Check Enable	RW	 = 0, will accept packet sizes up to 1536 bytes (inclusive). = 1, 1522 bytes for tagged packets, 1518 bytes for untagged packets. Any packets larger than the specified value will be dropped. 	SMRXD0 (pin 85) value during reset
0	Priority Buffer Reserve	R/W	= 1, each port is pre-allocated 48 buffers for high priority (q3, q2, and q1) packets. This selection is effective only when the multiple queue feature is turned on. It is recommended to enable this bit for multiple queue.	1
			= 0, no reserved buffers for high priority packets. Each port is pre-allocated 48 buffers for all priority packets (q3, q2,q1, and q0).	

Register 5 (0x05): Global Control 3

Bit	Name	R/W	Description	Default
7	802.1Q VLAN Enable	R/W	= 1, 802.1Q VLAN mode is turned on. VLAN table needs to set up before the operation.	0
			= 0, 802.1Q VLAN is disabled.	
6	IGMP Snoop Enable on Switch MII	R/W	=1, IGMP snoop is enabled. All IGMP packets will be forwarded to the Switch MII port. =0, IGMP snoop is disabled.	0
	Interface		-0, IGIVIF SHOOP IS disabled.	
5	IPv6 MLD	R/W	IPv6 MLD snooping	0
	Snooping Enable		1 = enable	
	Enable		0 = disable	
4	IPv6 MLD	R/W	IPv6 MLD snooping option	0
	Snooping Option		1 = enable	
	Option		0 = disable	

Register 5 (0x05): Global Control 3 (continued)

Bit	Name	R/W	Description	Default
3	Weighted Fair Queue Enable	R/W	0 = always transmit higher priority packets first 1 = Weighted Fair Queueing enabled. When all four queues have packets waiting to transmit, the bandwidth allocation is q3:q2:q1:q0 = 8:4:2:1. If any queues are empty, the highest non-empty queue gets one more weighting. For example, if q2 is empty, q3:q2:q1:q0 becomes (8+1):0:2:1.	0
2-1	Reserved	R/W	Reserved Do not change the default values.	00
0	Sniff Mode Select	R/W	= 1, will do RX AND TX sniff (both source port and destination port need to match)	0
			= 0, will do RX OR TX sniff (either source port or destination port needs to match). This is the mode used to implement RX only sniff.	

Register 6 (0x06): Global Control 4

register	Register 6 (UXU9): Global Conicol 4					
Bit	Name	R/W	Description	Default		
7	Repeater	RW	= , enable repeater mode =0, disable repeater mode Note: For repeater mode, all ports need to be set to 100BASE-TX and half duplex mode. PHY ports need to have auto-negotiation disabled.	0		
6	Switch MII Half Du ple x Mode	R/W	= 1, enable MII interface half-duplex mode. = 0, enable MII interface full-duplex mode.	Pin SMRXD2 strap option. Pull-down(0): Full-duplex mode Pull-up(1): Half-duplex mode Note: SMRXD2 has internal pull- down.		
5	Switch MII Flow Control Enable	R/W	= 1, enable full duplex flow control on Switch MII interface. = 0, disable full duplex flow control on Switch MII interface.	Pin SMRXD3 strap option. Pull-down(0): Disable flow control Pull- up(1): Enable flow control Note: SMRXD3 has internal pull- down.		

Register 6 (0x06): Global Control 4 (continued)

Bit	Name	R/W	Description	Default
4	Switch MII 10BT	R/W	= 1, the switch interface is in 10Mbps mode	Pin SMRXD1 strap option.
	1021		= 0, the switch interface is in 100Mbps mode	Pull-down(0): Enable 100Mbps
				Pull-up(1): Enable 10Mbps
				Note: SMRXD1 has internal pull- down.
3	Null VID Replacement	R/W	= 1, will replace MULL VID with port VID (12 bits) =(0, no replacement for NULL VID	0
2-0	Broadcast Storm Protection Rate ⁽¹⁾ Bit [10:8]	RW/	This register along with the next register determines how many "64 byte blocks" of packet data are allowed on an input port in a preset period. The period is 67 ms for 100BT or 500ms for 10BT. The default is 1%.	000

Register 7 (0x07): Global Control 5

Bit	Name	R/W/	Description	Default
70	Broadcast Storm Protection Rate ⁽¹⁾ Bit [7:0)	RW	This register along with the previous register determines how many "64 byte blocks" of packet data are allowed on an input port in a preset period. The period is 67ms for 100BT or 500ms for 10BT. The default is 1%.	0x63

Note: $^{(1)}$ 100BT Rate: 148,800 frames/sec * 67 ms/interval * 1% = 99 frames/interval (approx.) = 0x63

Register 8 (0x08): Global Control 6

Bit	Name	R/W	Description	Default
7-0	Factory	R/W	Reserved	0x00
	Testing		Do not change the default values.	

Register 9 (0x09): Global Control 7

Bit	Name	R/W	Description	Default
7-0	Factory	R/W	Reserved	0x24
	Testing		Do not change the default values.	

Register 10 (0x0A): Global Control 8

Bit	Name	R/W	Description	Default
7-0	Factory	R/W	Reserved	0x24
	Testing		Do not change the default values.	

Register 11 (0x0B): Global Control 9

Bit	Name	R/W	Description	Default
7	LEDSEL1	R/W	LED mode select See description in bit 1 of this register	LEDSEL1 (pin 23) value during reset
6-5	Reserved	R/W	Reserved Do not change the default values.	00
4	Reserved	R/W	Testing mode. Set to '0' for normal operation.	0
3-2	Reserved	R/W	Reserved Do not change the default values.	10
1	LEDSELO		This bit and bit X of this register select the LED mode. For LED definitions, see pins 1, 2, 3, 4, 5 and 6 of Pin Description and I/O Assignment listing. Notes: LEDSEL1 is also external strap-in pin #23. LEDSEL0 is also external strap-in pin #70.	LEDSEL0 (pin 70) value during reset
8//	Special TPID mode	RW	Used for direct mode forwarding from port 3. See description in spanning tree functional description. 0 = disable	0
			1 = enable	

Register 12 (0x0C): Global Control 10

Bit	Name	R/W	Description	Default
7-6	Tag_0x3	R/W	IEEE 802.1p mapping. The value in this field is used as the frame's priority when its IEEE 802.1p tag has a value of 0x3.	0x1
5-4	Tag_0x2	R/W	IEEE 802.1p mapping. The value in this field is used as the frame's priority when its IEEE 802.1p tag has a value of 0x2.	0x1
3-2	Tag_0x1	R/W	IEEE 802.1p mapping. The value in this field is used as the frame's priority when its IEEE 802.1p tag has a value of 0x1.	0x0
1-0	Tag_0x0	R/W	IEEE 802.1p mapping. The value in this field is used as the frame's priority when its IEEE 802.1p tag has a value of 0x0.	0x0

Register 13 (0x0D): Global Control 11

Bit	Name	R/W	Description	Default
7-6	Tag_0x7	R/W	IEEE 802.1p mapping. The value in this field is used as the frame's priority when its IEEE 802.1p tag has a value of 0x7.	0x3
5-4	Tag_0x6	R/W	IEEE 802.1p mapping. The value in this field is used as the frame's priority when its IEEE 802.1p tag has a value of 0x6.	0x3
3-2	Tag_0x5	R/W	IEEE 802.1p mapping. The value in this field is used as the frame's priority when its IEEE 802.1p tag has a value of 0x5.	0x2
1-0	Tag_0x4	R/W	IEEE 802.1p mapping. The value in this field is used as the frame's priority when its IEEE 802.1p tag has a value of 0x4.	0x2

Register 14 (0x0E): Global Control 12

Bit	Name	R/W	Description	Default
7	Unknown Packet Default Port Enable	RVY	Send packets with unknown destination MAC addresses to specified port(s) in bits [2:0] of this register. 0 = disable 1 = enable	0
6-3	Reserved	RW	Reserved Do not change the default values.	0x0
2-0	Unknown Packet Default Port	RW	Specify which port(s) to send packets with unknown destination MAC addresses. This feature is enabled by bit [7] of this register. Bit 2 stands for port 3. Bit 1 stands for port 2. Bit 0 stands for port 1.	111
			An '1' includes a port.	
			An '0' excludes a port.	

Register 15 (0x0F): Global Control 13

Bit	Name	R/W	Description	Default
7-3	PHY	R/W	00000 : N/A	00001
	Address		00001 : Port 1 PHY address is 0x1	
			00010 : Port 1 PHY address is 0x2	
			11101 : Port 1 PHY address is 0x29	
			11110 : N/A	
			11111 : N/A	
			Note:	
			Port 2 PHY address = (Port 1 PHY address) + 1	
2-0	Reserved	RO	Reserved	000
			Do not change the default values.	

Port Registers

The following registers are used to enable features that are assigned on a per port basis. The register bit assignments are the same for all ports, but the address for each port is different, as indicated.

Register 16 (0x10): Port 1 Control 0 Register 32 (0x20): Port 2 Control 0 Register 48 (0x30): Port 3 Control 0

Bit	Name	R/W	Description	Default
7	Broadcast Storm Protection Enable	R/W	= 1, enable broadcast storm protection for ingress packets on port = 0, disable broadcast storm protection	0
6	DiffServ Priority Classification Enable	R/W	= 1, enable DiffServ priority classification for ingress packets (IPv4 and IPv6) on port = 0, disable DiffServ junction	0
5	802.1p Priority Classification Enable	RW\		0
4-3	Port-based Priority Classification	RW	= 00, ingress packets on port will be classified as priority 0 queue if "Diffserv" or "892.1p" classification is not enabled or fails to classify. = 01, ingress packets on port will be classified as priority 1 queue if "Diffserv" or "802.1p" classification is not enabled or fails to classify. = 10, ingress packets on port will be classified as priority 2 queue if "Diffserv" or "802.1p" classification is not enabled or fails to classify. = 11, ingress packets on port will be classified as priority 3 queue if "Diffserv" or "802.1p" classification is not enabled or fails to classify. Note: "DiffServ", "802.1p" and port priority can be enabled at the same time. The OR'ed result of 802.1p and DSCP overwrites the port priority.	00
2	Tag Insertion	R/W	= 1, when packets are output on the port, the switch will add 802.1p/q tags to packets without 802.1p/q tags when received. The switch will not add tags to packets already tagged. The tag inserted is the ingress port's "port VID". = 0, disable tag insertion	0
1	Tag Removal	R/W	= 1, when packets are output on the port, the switch will remove 802.1p/q tags from packets with 802.1p/q tags when received. The switch will not modify packets received without tags. = 0, disable tag removal	0
0	TX Multiple Queues Select Enable	R/W	 = 1, the port output queue is split into four priority queues. = 0, single output queue on the port. There is no priority differentiation even though packets are classified into high or low priority. 	0

Register 17 (0x11): Port 1 Control 1 Register 33 (0x21): Port 2 Control 1 Register 49 (0x31): Port 3 Control 1

Bit	Name	R/W	Description	Default
7	Sniffer Port	R/W	= 1, Port is designated as sniffer port and will transmit packets that are monitored.	0
			= 0, Port is a normal point	
6	Receive Sniff	R/W <	= 1, All packets received on the port will be marked as 'monitored packets' and forwarded to the designated "srlifter port" = 0, no receive monitoring	0
			y o, no receive normal management	
5	Transmit Sniff	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	= 1, All packets transmitted on the port will be marked as "monitored packets" and forwarded to the designated "sniffer port"	0
		$\langle \langle \rangle$	=0, no transmit monitoring	
4	Double Tag	R	= 1, All packets will be tagged with port default tag of ingress port regardless of the original packets are tagged or not = 0, do not double tagged on all packets	0
3	tiser Rriority Ceiling	R/W	 = 1, if the packet's "user priority field" is greater than the "user priority field" in the port default tag register, replace the packet's "user priority field" with the "user priority field" in the port default tag register. = 0, do not compare and replace the packet's 	0
			'user priority field"	
2-0	Port VLAN membership	R/W	Define the port's egress port VLAN membership. The port can only communicate within the membership. Bit 2 stands for port 3, bit 1 stands for port 2, bit 0 stands for port 1.	111
			An '1' includes a port in the membership.	
			An '0' excludes a port from membership.	

Register 18 (0x12): Port 1 Control 2 Register 34 (0x22): Port 2 Control 2 Register 50 (0x32): Port 3 Control 2

Bit	Name	R/W	Description	Default
7	Reserved	R/W	Reserved	0
			Do not change the default value.	
6	Ingress VLAN Filtering	R/W	= 1, the switch will discard packets whose VID port membership in VLAN table bits (18:16] does not include the ingress port. = 0, no ingress VLAN filtering.	0
5	Discard non PVID Packets	R/W	= 1, the switch will discard backets whose VID does not match ingress port default VID. = 0, no packets will be discarded	0
4	Force Flow Control	R/W\	h will always enable full duplex flow control on the port, regardless of AN result.	Pin value during reset:
			= 0, full duplex flow control is enabled based on AN result.	For port 1, P1FFC pin
$\langle \rangle$				For port 2, P2FFC pin
		\searrow		For port 3, this bit has no meaning. Flow control is set by Reg. 6, bit 5.
3	Back Pressure Enable	R/W	= 1, enable port's half duplex back pressure = 0, disable port's half duplex back pressure	0
2	Transmit Enable	R/W	= 1, enable packet transmission on the port = 0, disable packet transmission on the port	1
1	Receive Enable	R/W	= 1, enable packet reception on the port = 0, disable packet reception on the port	1
0	Learning Disable	R/W	= 1, disable switch address learning capability = 0, enable switch address learning	0

Note: Bits [2:0] are used for spanning tree support.

Register 19 (0x13): Port 1 Control 3 Register 35 (0x23): Port 2 Control 3 Register 51 (0x33): Port 3 Control 3

Bit	Name	R/W	Description			Default
7-0	Default Tag	R/W	Port's default tag, containing	/		0x00
	[15:8]		7-5 : User priority bits	'	////	
			4 : CFI bit		///	
			3-0 : VID[11:8]	(\	7 " <i>>,</i>	
					$\left(\right)^{\vee}$	

Register 20 (0x14): Port 1 Control 4
Register 36 (0x24): Port 2 Control 4
Register 52 (0x34): Port 3 Control 4

Bit	Name R/W	Description	Default
7-0	Default Tag RW [7:0]	Port's default tag containing 7-0: VID[7:0]	0x01

Note: Registers 19 and 20 (and those corresponding to other ports) serve two purposes:

1. Associated with the ingress untagged packets, and used for egress tagging.

2. Default VID for the ingress untagged or null-VID-tagged packets, and used for address lookup.

Register 21 (0x15): Port 1 Control 5 Register 37 (0x25): Port 2 Control 5 Register 53 (0x35): Port 3 Control 5

Bit	Name	R/W	Description	Default
7-4	Reserved	R/W	Reserved	0x0
			Do not change the default values.	
3-2	Limit Mode	R/W	Ingress Limit Mode	00
			These bits determine what kinds of frames are limited and counted against ingress rate limiting.	
			= 00, limit and count all frames	
			= 01, limit and count Broadcast, Multicast, and flooded unicast frames	
			= 10, limit and count Broadcast and Multicast frames only	
			= 11, limit and count Broadcast frames only	
1	Count IFG	R/W	Count IFG bytes	0
			= 1, each frame's minimum inter frame gap (IFG) bytes (12 per frame) are included in Ingress and Egress rate limiting calculations.	
			= 0, IFG bytes are not counted.	
0	Count Pre	R/W	Count Preamble bytes	0
			= 1, each frame's preamble bytes (8 per frame) are included in Ingress and Egress rate limiting calculations.	
			= 0, preamble bytes are not counted.	

Register 22 (0x16): Port 1 Control 6 Register 38 (0x26): Port 2 Control 6 Register 54 (0x36): Port 3 Control 6

D:4	54 (0x36): Port	1		Default
-				
Bit 7-4 3-0	Name Ingress Pri1 Rate Ingress Pri0 Rate	R/W R/W	Ingress data rate limit for priority 1 frames Ingress traffic from this priority queue is shaped according to the ingress rate selected below: 0000 = Not limited (Default) 0001 = 64 Kbps 0010 = 128 Kbps 0010 = 512 Kbps 0110 = 2 Mbps 1001 = 14 Mbps 1000 = 8 Mbps 1001 = 32 Mbps 1001 = 72 Mbps 1100 = 64 Mbps 1101 = 72 Mbps 1110 = 80 Mbps 1111 = 88 Mbps 1111 = 88 Mbps Note: For 10BT, rate settings above 10Mbps are set to the default value 0000 (Not limited). Ingress data rate limit for priority 0 frames Ingress traffic from this priority queue is shaped according to the ingress rate selected below: 0000 = Not limited (Default) 0001 = 64 Kbps 0010 = 128 Kbps 0010 = 128 Kbps 0010 = 512 Kbps 0101 = 1 Mbps 0110 = 2 Mbps 0111 = 4 Mbps 1000 = 8 Mbps 1001 = 16 Mbps 1001 = 16 Mbps 1001 = 32 Mbps	Default 0x0 0x0

Register 23 (0x17): Port 1 Control 7 Register 39 (0x27): Port 2 Control 7 Register 55 (0x37): Port 3 Control 7

Bit	Name	R/W	Description	Default
7-4	Ingress Pri3	R/W	Ingress data rate limit for priority 3 frames	0x0
	Rate		Ingress traffic from this priority queue is shaped	o x o
			according to the ingress rate selected helow:	
			0000 = Not limited (Default)	
			0001 = 64 Kbps	
			0010 = 128Kbbs	
			0011 = 256 Kbps	
			Q100 = 512 Kbps	
		\	0101 = 1 Mbps // /	
			0110 = 2 Mbps	
	/ / //		0f11 = 4 Mbps \	
		// /	1000 = 8 Mbps	
	_ \	<i>></i> /	1001 = 16 Mbps	
		///	10.10 = 32 Mbps	
	(1)		1011 = 48 Mbps	
			1180 = 64 Mbps	
		///	1101 = 72 Mbps 1110 = 80 Mbps	
\sim			1110 = 80 Mbps 1111 = 88 Mbps	
\ \	/ / / / /	\	1111 - 00 MDPS	
			Note: For 10DT, rate pattings above 10Mbps are	
			Note: For 10BT, rate settings above 10Mbps are set to the default value 0000 (Not limited).	
3-0	Ingress Pri2	R/W	Ingress data rate limit for priority 2 frames	0x0
	Rate		Ingress traffic from this priority queue is shaped	
			according to the ingress rate selected below:	
			0000 = Not limited (Default)	
			0001 = 64 Kbps	
			0010 = 128 Kbps	
			0011 = 256 Kbps	
			0100 = 512 Kbps	
			0101 = 1 Mbps	
			0110 = 2 Mbps	
			0111 = 4 Mbps	
			1000 = 8 Mbps	
			1001 = 16 Mbps 1010 = 32 Mbps	
			1010 – 32 Mbps 1011 = 48 Mbps	
			1100 = 64 Mbps	
			1101 = 72 Mbps	
			1110 = 80 Mbps	
			1111 = 88 Mbps	
			Note: For 10BT, rate settings above 10Mbps are	
			set to the default value 0000 (Not limited).	

Register 24 (0x18): Port 1 Control 8 Register 40 (0x28): Port 2 Control 8 Register 56 (0x38): Port 3 Control 8

Bit	Name	R/W	Description	Default
Bit 7-4	Name Egress Pri1 Rate	R/W R/W	Egress data rate limit for priority 1 frames Egress traffic from this priority queue is shaped according to the egress rate selected below. 0000 = Not limited (Default) 0001 = 64 Kbps 0010 = 128 Kbps 0010 = 512 Kbps 0100 = 512 Kbps 0101 = 1 Mbps 0101 = 2 Mbps 1001 = 18 Mbps 1001 = 18 Mbps 1010 = 32 Mbps 1011 = 48 Mbps 1102 = 64 Mbps 1103 = 64 Mbps 1104 = 72 Mbps 1110 = 80 Mbps 1111 = 88 Mbps 1111 = 88 Mbps	Default 0x0
	7///		Note: For 10BT, rate settings above 10Mbps are set to the default value 0000 (Not limited). When TX multiple queue select enable is off (only 1 queue per port), rate limiting applies only to priority 0 queue.	
3-0	Egress Pri0 Rate	R/W	Egress data rate limit for priority 0 frames. Egress traffic from this priority queue is shaped according to the egress rate selected below: 0000 = Not limited (Default) 0001 = 64 Kbps 0010 = 128 Kbps 0011 = 256 Kbps 0100 = 512 Kbps 0101 = 1 Mbps 0110 = 2 Mbps 0111 = 4 Mbps 1000 = 8 Mbps 1001 = 16 Mbps 1010 = 32 Mbps 1011 = 48 Mbps 1101 = 72 Mbps 1110 = 80 Mbps 1111 = 88 Mbps Note: For 10BT, rate settings above 10Mbps are set to the default value 0000 (Not limited). When TX multiple queue select enable is off (only 1 queue per port), rate limiting applies only to priority 0 queue.	0x0

Register 25 (0x19): Port 1 Control 9 Register 41 (0x29): Port 2 Control 9 Register 57 (0x39): Port 3 Control 9

Bit	Name	R/W	Description	Default
7-4	Egress Pri3 Rate	R/W R/W	Egress data rate limit for priority 3 frames Egress traffic from this priority queue is shaped according to the egress rate selected below: 0000 = Not limited (Default) 0001 = 64 Kbps 0010 = 128 Kbps 0010 = 512 Kbps 0100 = 512 Kbps 0101 = 1 Mbps 0110 = 2 Mbps 1010 = 32 Mbps 1001 = 16 Mbps 1010 = 32 Mbps 1100 = 84 Mbps 1101 = 48 Mbps 1101 = 88 Mbps 1110 = 88 Mbps 1110 = 88 Mbps 1110 = 88 Mbps Note: For 10BT, rate settings above 10Mbps are set to the default value 0000 (Not limited). When TX multiple queue select enable is off	0x0
			(only 1 queue per port), rate limiting applies only to priority 0 queue.	
3-0	Egress Pri2 Rate	R/W	Egress data rate limit for priority 2 frames Egress traffic from this priority queue is shaped according to the egress rate selected below: 0000 = Not limited (Default) 0001 = 64 Kbps 0010 = 128 Kbps 0011 = 256 Kbps 0100 = 512 Kbps 0101 = 1 Mbps 0110 = 2 Mbps 0111 = 4 Mbps 1000 = 8 Mbps 1001 = 16 Mbps 1010 = 32 Mbps 1011 = 48 Mbps 1100 = 64 Mbps 1101 = 72 Mbps 1111 = 88 Mbps	0x0
			Note: For 10BT, rate settings above 10Mbps are set to the default value 0000 (Not limited). When TX multiple queue select enable is off (only 1 queue per port), rate limiting applies only to priority 0 queue.	

Note: Most of the contents in registers 26-31 and registers 42-47 for ports 1 and 2, respectively, can also be accessed with the MIIM PHY registers.

Register 26 (0x1A): Port 1 PHY Special Control/Status Register 42 (0x2A): Port 2 PHY Special Control/Status Register 58 (0x3A): Reserved, not applied to port 3

Bit	Name	R/W	Description	Default
7	Vct 10M Short	RO	1 = Less than 10 meter short	0
6-5	Vct_result	RO	00 = normal condition	00
		_	01 = open condition detected in cable	
			10 = short condition detected in capte	
		\ \ \	11/= cable diagnostic test has failed	
4	Vct_en	R/W	= 1, enable cable diagnostic test. After VCT test	0
		(sd)	has completed, this bit will be self-cleared.	
	/ \/		\= 0, indicate cable diagnostic test (if enabled) has completed and the status information is valid	
		<i>}/ //</i>	for read.	
3	Force_Ink	RW	1 = Force link pass	0
		///	Q = Normal Operation	
2	Pwrsave	PKVK	1 = Enable power saving	1
\sim		///	0 = Disable power saving	
\1 \	Remote \	₽/W	1 = Perform Remote loopback, as follows:	0
	Loopback \		Port 1 (reg. 26, bit 1 = '1')	
			Start: RXP1/RXM1 (port 1)	
	\sim \setminus		Loopback: PMD/PMA of port 1's PHY	
`			End: TXP1/TXM1 (port 1)	
			Port 2 (reg. 42, bit 1 = '1')	
			Start: RXP2/RXM2 (port 2)	
			Loopback: PMD/PMA of port 2's PHY	
			End: TXP2/TXM2 (port 2)	
			0 = Normal Operation	
0	Vct_fault_count[8]	RO	Bit[8] of VCT fault count	0
			Distance to the fault.	
			It's approximately 0.4m*vct_fault_count[8:0]	

Register 27 (0x1B): Port 1 LinkMD Result Register 43 (0x2B): Port 2 LinkMD Result

Register 59 (0x3B): Reserved, not applied to port 3

Bit	Name	R/W	Description	Default
7-0	Vct_fault_count[7:0]	RO	Bits[7:0] of VCT fault count	0x00
			Distance to the fault.	
			It's approximately 0.4m*Vct_fault_count[8:0]	

Register 28 (0x1C): Port 1 Control 12 Register 44 (0x2C): Port 2 Control 12

Register 60 (0x3C): Reserved, not applied to port 3

Bit	Name	R/W	Description	Default
7	Auto Negotiation Enable	R/W	= 0, disable auto negotiation; speed and duplex are determined by bits 6 and 5 of this register. = 1, auto negotiation is on	For port 1, P1ANEN pin value during reset.
				For port 2, P2ANEN pin value during reset
6	Force Speed	₩	= 1, forced 100BT if AM is disabled (bit 7) = 0, forced 10BT if AM is disabled (bit 7)	For port 1, P1SPD pin value during reset.
				For port 2, P2SPD pin value during reset.
5	Force Duplex	RW	AN is enabled but failed. = 0, forced half duplex if (1) AN is disabled or (2) AN is enabled but failed.	For port 1, P1DPX pin value during reset.
				For port 2, P2DPX pin value during reset.
4	Advertise Flow Control capability	R/W	= 1, advertise flow control (pause) capability = 0, suppress flow control (pause) capability from transmission to link partner	ADVFC pin value during reset.
3	Advertise 100BT Full Duplex Capability	R/W	= 1, advertise 100BT full duplex capability = 0, suppress 100BT full duplex capability from transmission to link partner	1
2	Advertise 100BT Half Duplex Capability	R/W	= 1, advertise 100BT half duplex capability = 0, suppress 100BT half duplex capability from transmission to link partner	1
1	Advertise 10BT Full Duplex Capability	R/W	= 1, advertise 10BT full duplex capability = 0, suppress 10BT full duplex capability from transmission to link partner	1
0	Advertise 10BT Half Duplex Capability	R/W	= 1, advertise 10BT half duplex capability = 0, suppress 10BT half duplex capability from transmission to link partner	1

Register 29 (0x1D): Port 1 Control 13 Register 45 (0x2D): Port 2 Control 13

Register 61 (0x3D): Reserved, not applied to port 3

Bit	Name	R/W	Description	Default
7	LED Off	R/W	= 1, turn off all port's LEDs (LEDx 3, LEDx 2 LEDx_1, LEDx_0, where x" is the port number) These pins will be driven high if this bit is set to one. = 0, normal operation	0
6	Txdis	R/W/	= 1, disable the port's transmitter = 0, normal operation	0
5	Restart AN	R/W	= 1, restant auto-negotiation = 0, normal operation	0
4	Disable Farend Fault	R/M	= 1, disable far-end fault detection and pattern transmission. = 8 enable far end fault detection and pattern transmission	Note: Only port 1 supports fiber. This bit is applicable to port 1 only.
3	Rower Down	RW	= 1, power down = 0, normal operation	0
2	Disable Auto MDI/MDI-X	Ř/W	= 1, disable auto MDI/MDI-X function = 0, enable auto MDI/MDI-X function	For port 2, P2MDIXDIS pin value during reset.
1	Force MDI	R/W	If auto MDI/MDI-X is disabled, = 1, force PHY into MDI mode (transmit on RXP/RXM pins) = 0, force PHY into MDI-X mode (transmit on TXP/TXM pins)	For port 2, P2MDIX pin value during reset.
0	Loopback	R/W	= 1, perform loopback, as indicated: Port 1 Loopback (reg. 29, bit 0 = '1') Start: RXP2/RXM2 (port 2) Loopback: PMD/PMA of port 1's PHY End: TXP2/TXM2 (port 2) Port 2 Loopback (reg. 45, bit 0 = '1') Start: RXP1/RXM1 (port 1) Loopback: PMD/PMA of port 2's PHY End: TXP1/TXM1 (port 1) = 0, normal operation	0

Register 30 (0x1E): Port 1 Status 0 Register 46 (0x2E): Port 2 Status 0

Register 62 (0x3E): Reserved, not applied to port 3

Bit	Name	R/W	Description	Default
7	MDI-X Status	RO	= 1, MDI-X = 0, MDI	0
6	AN Done	RO	= 1, auto-negotiation completed = 0, auto-negotiation not completed	À
5	Link Good	RO	= 1, link good = 0, link not good	0
4	Partner Flow Control Capability	RO	= 1, link-partner flow control (pause) capable = 0, link partner not flow control (pause) capable	0
3	Partner 100B1 Full Duplex Capability	RO	= 1) link partner 100BT full duprex capable = 0, link partner not 100BT full duplex capable	0
2	Partner 100BT Half Duplex Capability	10 /	= 1, link partner 100BT half duplex capable = 0, link partner net 100BT half duplex capable	0
1	Partner (0BT Full Duplex Capability	RO	= 1, link pariner 10BT full duplex capable = 0, link partner not 10BT full duplex capable	0
0	Partner OBT Half Duplex Capability	RO	= 1, link partner 10BT half duplex capable 0, link partner not 10BT half duplex capable	0

Register 31 (0x1F): Port 1 Status 1 Register 47 (0x2F): Port 2 Status 1 Register 63 (0x3F): Port 3 Status 1

Bit	Name	R/W	Description	Default
7	Hp_mdix	R/W	1 = HP Auto MDI/MDI-X mode 0 = Micrel Auto MDI/MDI-X mode	Note: Only ports 1 and 2 are PHY ports. This bit is not applicable to port 3 (MII).
6	Reserved	RO	Reserved Do not change the default value.	0
5	Polrvs	RO	1 = polarity is reversed 0 = polarity is not reversed	Note: Only ports 1 and 2 are PHY ports. This bit is not applicable to port 3 (MII).
4	Transmit Flow Control Enable	RO	1 = transmit flow control feature is active 0 = transmit flow control feature is inactive	0
3	Receive Flow Control Enable	RO	1 = receive flow control feature is active 0 = receive flow control feature is inactive	0

Register 31 (0x1F): Port 1 Status 1 (continued) Register 47 (0x2F): Port 2 Status 1 (continued) Register 63 (0x3F): Port 3 Status 1 (continued)

Bit	Name	R/W	Description	Default
2	Operation	RO	1 = link speed is 100Mbps	0
	Speed		0 = link speed is 10Mbps	
1	Operation	RO	1 = link duplex is full	Ø
	Duplex		0 = link duplex is half	
0	Far-end Fault	RO	= 1, Far-end fault status detected	0
			= 0, no Ear-end fault status detected	Note: Only port 1 supports fiber.
				This bit is applicable to port 1 only.

Advanced Control Registers

The IPv4/IPv6 TOS Priority Control Registers implement a fully decoded, 128-bit DSCP (Differentiated Services Code Point) register set that is used to determine priority from the ToS (Type of Service) field in the IP header. The most significant 6 bits of the ToS field are fully decoded into 64 possibilities, and the singular code that results is compared against the corresponding bits in the DSCP register to determine the priority.

Register 96 (0x60): TOS Priority Control Register 0

	1 1 1 1		_	
Bit \	Name	R/W	Description	Default
7-6	DSCP[7:6]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x0C.	00
5-4	DSCP[5:4]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x08.	00
3-2	DSCP[3:2]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x04.	00
1-0	DSCP[1:0]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x00.	00

Register 97 (0x61): TOS Priority Control Register 1

Bit	Name	R/W	Description	Default
7-6	DSCP[15:14]	R/W	The value in this field is used as the frame's priority when bits [7/2] of the frame's IR TOS/DiffServ/Traffic class value is 0x10.	00
5-4	DSCP[13:12]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x18.	<i>,</i> ∂0
3-2	DSCP[11:10]	R/W	The value in this field is used as the frame's priority when bits (7:2) of the frame's IP TOS/DiffServ/Traffic Class value is 0x14.	00
1-0	DSCP[9:8)	R/VX \	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServX raffic Class value is 0x10.	00

Register 98 (0x62): TOS Priority Control Register 2

	(0,02), (00)	1.00.03		
Bit	Name \	, R/W \	Description	Default
7-6	DSCR[23:22]	ÀS)	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x2C.	00
5-4	DSCP[21:20]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x28.	00
3-2	DSCP[19:18]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x24.	00
1-0	DSCP[17:16]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x20.	00

Register 99 (0x63): TOS Priority Control Register 3

Bit	Name	R/W	Description	Default
7-6	DSCP[31:30]	R/W	The value in this field is used as the frame's priority when bits [7/2] of the frame's IR TOS/DiffServ/Traffic Class value is 0x30.	00
5-4	DSCP[29:28]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ (raffic class value is 0x38.	> 00
3-2	DSCP[27:26]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x34.	00
1-0	DSCP[25:24]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServX raffic Class value is 0x30.	00

Register 100 (0x64): TOS Priority Control Register 4

1103.010.	1,00 (05Q 1X1 1 FO	16. 43	Control Register 4	
Bit	Name	R/W\	Description	Default
7-6	DSCR[39:38]	RXX	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x4C.	00
5-4	DSCP[37:36]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x48.	00
3-2	DSCP[35:34]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x44.	00
1-0	DSCP[33:32]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x40.	00

Register 101 (0x65): TOS Priority Control Register 5

Bit	Name	R/W	Description	Default
7-6	DSCP[47:46]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IR TOS/DiffServ/Traffic Class value is 0x50	00
5-4	DSCP[45:44]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x58.	00
3-2	DSCP[43:42]	R/W	The value in this field is used as the traine's priority when bits [7:2] of the frame's P TOS/DiffServ/ traffic class value is 0x54.	00
1-0	DSCP[41(40])	ÀW (The value in this field is used as the frame's phonty when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x50.	00

Register 102 (0x66): TQS Priority Control Register 6

Bit	Name	R/W	Description	Default
7-6	DSCP(55:54)	RW	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x6C.	00
5-4	D\$CP[53:52]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x68.	00
3-2	DSCP[51:50]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x64.	00
1-0	DSCP[49:48]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x60.	00

Register 103 (0x67): TOS Priority Control Register 7

Bit	Name	R/W	Description	Default
7-6	DSCP[63:62]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IR TOS/DiffServ/Traffic Class value is 0x70	00
5-4	DSCP[61:60]	R/W	The value in this field is used as the frame's priority when bits [3:2] of the frame's IP	00
3-2	DSCP[59:58]	R/W_	TOS/DiffServ/Traffic Class value is 0x78. The value in this field is used as the frame's	00
			priority when bits [7:2] of the frame sylv TOS/DiffServ/Traffic Class value is 0x74.	
1-0	DSCP[57(56] \\	ŔW \	The value in this field is used as the frame's phonity when bits [7:2] of the frame's IP TOS/DiffServ Traffic Class value is 0x70.	00

Register 104 (0x68): TQS Priority Control Register 8

Bit	Name	R/W	Description	Default
7-6	DSCPK71:XQX	RW	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x8C.	00
5-4	D\$CP[69:68]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x88.	00
3-2	DSCP[67:66]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x84.	00
1-0	DSCP[65:64]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x80.	00

Register 105 (0x69): TOS Priority Control Register 9

Name		Description \ \	Default
DSCP[79:78]	R/W R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IR TOS/DiffServ/Traffic Class value is 0x90	00
DSCP[77:76]	R/W	The value in this field is used as the frame's priority when bits [X2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x98.	00
DSCP[75:74]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's P TOS DiffServ Traffic Class value is 0x94.	00
DSCP[73(72]	R/W	The value in this field is used as the frame's phority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x90.	00
	SCP[77:76] SCP[75:74]	SCP[77:76] R/W SCP[75:74] R/W	priority when bits [7:2] of the frame's IR TOS/DiffServ/Traffic Class value is 0x90. SCP[77:76] R/W The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0x98. SCP[75:74] R/W The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/ raffic Class value is 0x94. SCP[73/72] R/W The value in this field is used as the frame's priority when bits [7:2] of the frame's IP

Register 106 (0x6A): TOS Priority Control Register 10

Bit	Name	R/W	Description	Default
7-6	DSCP(87:86)	RW	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0xAC.	00
5-4	D\$CP[85:84]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0xA8.	00
3-2	DSCP[83:82]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0xA4.	00
1-0	DSCP[81:80]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0xA0.	00

Register 107 (0x6B): TOS Priority Control Register 11

Bit	Name	R/W	Description	Default
7-6	DSCP[95:94]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IR TOS/DiffServ/Traffic Class value is 0xBC.	00
5-4	DSCP[93:92]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0xB8.	00
3-2	DSCP[91:90]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0xB4.	00
1-0	DSCP[89(88]	ŘW (The value in this field is used as the frame's phority when bits [7:2] of the frame's IP TOS/DiffSer/Xraffic class value is 0xB0.	00

Register 108 (0x6C): TOS Priority Control Register 12

Bit	Name	R/W	Description	Default
7-6	Dec. 103:1,051	RV)	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0xCC.	00
5-4	D\$CP[107:100]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0xC8.	00
3-2	DSCP[99:98]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0xC4.	00
1-0	DSCP[97:96]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0xC0.	00

Register 109 (0x6D): TOS Priority Control Register 13

Bit	Name	R/W	Description	Default
7-6	DSCP[111:110]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IR TOS/DiffServ/Traffic Class value is 0xDC.	00
5-4	DSCP[109:108]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0xD8	00
3-2	DSCP[107:106]	R/W	The value in this field is used as the frame's priority when bits [X:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0xD4.	00
1-0	DSCP[106:104]	æw (The value in this field is used as the frame's phonity when bits [7:2] of the frame's IP TOS/DiffServAraffic Class value is 0xD0.	00

Register 110 (0x6E): TQS Priority Control Register 14

Bit	Name	R/W	Description	Default
7-6	PSCP[119:118]	RWV	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0xEC.	00
5-4	D\$CP[117:118]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0xE8.	00
3-2	DSCP[115:114]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0xE4.	00
1-0	DSCP[113:112]	R/W	The value in this field is used as the frame's priority when bits [7:2] of the frame's IP TOS/DiffServ/Traffic Class value is 0xE0.	00

Register 111 (0x6F): TOS Priority Control Register 15

Bit	Name	R/W	Description	Default
טונ	INGILLE	17/44	Description	Delault
7-6	DSCP[127:126]	R/W	The value in this field is used as the frame's	00
			priority when bits [7:2] of the frame's R	
			TOS/DiffServ/Traffic Class value is 0xF%.	
5-4	DSCP[125:124]	R/W	The value in this field is used as the frame's	00
	•		priority when bits [3:2] of the frame's IP	\rangle
			TOS/DiffServ/Traffix Class value is 0xF8.	
3-2	DSCP[123:122]	R/W_	The value in this field is used as the frame's	00
		(\	priority when bits [7:2] of the frame's IP	
			TOS/DiffServ/Traffic Class value is 0xF4.	
	\wedge	\		
1-0	DSCP[12(1:120)	∕ķ∖M /	The value in this field is used as the frame's	00
	\ (`	[<i><</i> \ \	priority when bits [7:2] of the frame's IP	
	\ \	// /,	TOS/DiffSecv/Traffic Class value is 0xF0.	
		// '		

Registers 112 to 117

Registers 112 to 117 contain the switch engine's MAC address. This 48-bit address is used as the Source Address for the MAC's full duplex flow control (PAUSE) frame.

Register 112 (0x79): MAC Address Register 0

	<u> </u>					
Bit		Name	\	R/W	Description	Default
7-0		MACA	47:40]	R/W		0x00

Register 113 (0x71): MAC Address Register 1

Bit	Name	R/W	Description	Default
7-0	MACA[39:32]	R/W		0x10

Register 114 (0x72): MAC Address Register 2

Bit	Name	R/W	Description	Default
7-0	MACA[31:24]	R/W		0xA1

Register 115 (0x73): MAC Address Register 3

Bit	Name	R/W	Description	Default
7-0	MACA[23:16]	R/W		0xFF

Register 116 (0x74): MAC Address Register 4

Bit	Name	R/W	Description	Default
7-0	MACA[15:8]	R/W		0xFF

Register 117 (0x75): MAC Address Register 5

Bit	Name	R/W	Description	Default
7-0	MACA[7:0]	R/W		0xFF

Registers 118 to 120

Registers 118 to 120 are User Defined Registers (UDRs). These are general purpose read/write registers that can be used to pass user defined control and status information between the KS8893M and the external processor.

Register	112	(0×76)	llear	Defined	Register 1
register	110	(UXIO)	USEI	Dellilleu	register i

Bit	Name	R/W	Description	$\overline{\ \ }$		$\overline{\wedge}$		$\sqrt{}$	Default
7-0	UDR1	R/W			\checkmark	/ /	Λ		0x00

Register 119 (0x77): User Defined Register 2

Bit	Name	R/W	Description	I	_	\angle	$\overline{\ \ }$		\setminus			Default
7-0	UDR2	R/W		$\overline{}$		/	//	\	\angle	\nearrow	/	0x00

Register 120 (0x78): User Defined Register 3

Bit	Name R/W	Description	Default
7-0	UDR3 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		0x00

Registers 121 to 134

Registers 121 to 131 provide read and write access to the static MAC address table, VLAN table, dynamic MAC address table, and MIB counters.

Register 121 (0x79): Indirect Access Control 0

Bit	Name	RW	Description	Default
7,5	Reserved	R/W	Reserved	000
			Do not change the default values.	
4	Read High /	R/W	= 1, read cycle	0
	Write L∳w		= 0, write cycle	
3-2	Table Select	R/W	00 = static MAC address table selected	00
			01 = VLAN table selected	
			10 = dynamic MAC address table selected	
			11 = MIB counter selected	
1-0	Indirect	R/W	Bits [9:8] of indirect address	00
	Address High			

Register 122 (0x7A): Indirect Access Control 1

Bit	Name	R/W	Description	Default
7-0	Indirect Address Low	R/W	Bits [7:0] of indirect address	0000_0000

Note: A write to register 122 triggers the read/write command. Read or write access is determined by register 121 bit 4.

Register 123 (0x7B): Indirect Data Register 8

Bit	Name	R/W	Description	Default
7	CPU Read Status	RO	This bit is applicable only for dynamic MAC address table and MIB counter reads. = 1, read is still in progress = 0, read has completed	0
6-3	Reserved	RO	Reserved	0000
2-0	Indirect Data [66:64]	RO	Bits [66:64] of indirect data	000

Register 124 (0x7C): Indirect Data Register 7

Bit	Name	R/W	Description		Default
7-0	Indirect Data	R/W	Bits [63:56] of indirect data		0000_0000
	[63:56]		•	_	

Register 125 (0x7D): Indirect Data Register 6

			l l	`			\ \	١ ١	- 1		` '	`		
Bit	Name	R/W	Description				\angle		Γ	Λ	/		\setminus	Default
7-0	Indirect Data [55:48]	R/W	Bits [55:48] of ind	lire	ct da	ta) ,	\geq		g000 ⁰ 0000

Register 126 (0x7E): Indirect Data Register 5

Bit	Name	R/W	Description	Default
7-0	Indirect Data [47:40]	R/W	Bits [47:40] of indirect data	0000_0000

Register 127 (0x7F) Indirect Data Register 4

Bit	Name	RXW	Description	Default
7-0	Indirect Data [39:32]	R/W	Bits [39:32] of indirect data	0000_0000

Register 1/28 (0x80): Indirect Data Register 3

Bit	Name	R/W	Description	Default
7-0	Indirect Data [31:24]	R/W	Bits [31:24] of indirect data	0000_0000

Register 129 (0x81): Indirect Data Register 2

Bit	Name	R/W	Description	Default
7-0	Indirect Data	R/W	Bits [23:16] of indirect data	0000_0000
	[23:16]			

Register 130 (0x82): Indirect Data Register 1

Bit	Name	R/W	Description	Default
7-0	Indirect Data [15:8]	R/W	Bits [15:8] of indirect data	0000_0000

Register 131 (0x83): Indirect Data Register 0

Bit	Name	R/W	Description	Default
7-0	Indirect Data [7:0]	R/W	Bits [7:0] of indirect data	0000_0000

Registers 132 to 141

Reserved registers 132 to 141 are used by Micrel for internal testing only. Do not change the values of these registers.

Register 132 (0x84): Digital Testing Status 0

Bit	Name	R/W	Description	Default
7-3	Reserved	RO	Factory testing	00000
2-0	Om_split Status	RO	Factory testing	000

Register 133	(0x85): Dig	jital Testing (Control 0
--------------	-------------	-----------------	-----------

Bit	Name	R/W	Description	Default
7-0	Reserved	R/W	Factory testing	0x00
			Dbg[7:0]	

Register 134 (0x86): Analog Testing Control 0

Bit	Name	R/W	Description	$\overline{\ \ }$		/	\	/	/	Default	
7-0	Reserved	R/W	Factory testing (dgt_actl0)		$\overline{\langle}$)	\gt	0x00	

Register 135 (0x87): Analog Testing Control

Bit	Name	R/W \	Description	Default
7-0	Reserved	R/W (Factory testing (dgt_actt)	0x00

Register 136 (0x88): Analog Testing Control 2

Bit	Name		\\R	W	D	escripti	on	Default	
7-0	Reserved	1	R	W)	\F	actory te	esting	0x00	
					Ø /	lgt_actl2	?)		

Register 137 (0x89): Analog Testing Control 3

Bit Name R/W	Description	Default
7-0 Reserved R/W	Factory testing	0x00
	(dgt_actl3)	

Register 138 (0x8A): Analog Testing Status

Bit	Name	R/W	Description	Default
7-0	Reserved	RO	Factory testing	0x00

Register 139 (0x8B): Analog Testing Control 4

Bit	Name	R/W	Description	Default
7-0	Reserved	R/W	Factory testing	0x00
			(dgt_actl4)	

Register 140 (0x8C): QM Debug 1

Bit	Name	R/W	Description	Default
7-0	Reserved	RO	Factory testing	0x00
			QM_Debug bit[7:0]	

Register 141 (0x8D): QM Debug 2

Bit	Name	R/W	Description	Default
7-1	Reserved	RO	Reserved	0000_000
			Do not change the default values.	
0	Reserved	RO	Factory testing	0
			QM_Debug bit[8]	

Static MAC Address Table

The KS8893M supports both a static and a dynamic MAC address table. In response to a Destination Address (DA) look up, the KS8893M searches both tables to make a packet forwarding decision. In response to a Source Address (SA) look up, only the dynamic table is searched for aging, migration and learning purposes.

The static DA look up result takes precedence over the dynamic DA look up result. If there is a DA match in both tables, the result from the static table is used. These entries in the static table will not be aged out by the KS8893M.

The static table can be accessed by an external processor via the SMI, SRI and I²C interfaces. The external processor performs all addition, modification and deletion of static MAC table entries.

Bit	Name <	R/W	Description	Default
57-54	FID	RM	Filter VLAN D -identifies one of the 16 active VLANs	0000
53	Use FID	R/W	= 1, use (FID+MAC) for static table look ups = 0, use MAC only for static table look ups	0
52	Override	RW	= y, override port setting "transmit enable=0" or "receive enable=0" setting = 0, no override	0
51	Valid	R/W	→ 1, this entry is valid, the lookup result will be used = 0, this entry is not valid	0
50-48	Forwarding Ports	YR/W	These 3 bits control the forwarding port(s): 001, forward to port 1 010, forward to port 2 100, forward to port 3 011, forward to port 1 and port 2 110, forward to port 2 and port 3 101, forward to port 1 and port 3 111, broadcasting (excluding the ingress port)	000
47-0	MAC Address	R/W	48-bit MAC Address	0x0000_0000_0000

Table 16. Format of Static MAC Table (8 Entries)

Examples:

1. Static Address Table Read (Read the 2nd Entry)

Write to reg. 121 (0x79) with 0x10 // Read static table selected Write to reg. 122 (0x7A) with 0x01 // Trigger the read operation

Then,

Read reg. 124 (0x7C), static table bits [57:56] Read reg. 125 (0x7D), static table bits [55:48] Read reg. 126 (0x7E), static table bits [47:40] Read reg. 127 (0x7F), static table bits [39:32] Read reg. 128 (0x80), static table bits [31:24] Read reg. 129 (0x81), static table bits [23:16] Read reg. 130 (0x82), static table bits [15:8] Read reg. 131 (0x83), static table bits [7:0]

2. Static Address Table Write (Write the 8th Entry)

Write to reg. 124 (0x7C), static table bits [57:56]
Write to reg. 125 (0x7D), static table bits [55:48]
Write to reg. 126 (0x7E), static table bits [47:40]
Write to reg. 127 (0x7F), static table bits [39:32]
Write to reg. 128 (0x80), static table bits [31:24]
Write to reg. 129 (0x81), static table bits [23:16]
Write to reg. 130 (0x82), static table bits [15:8]
Write to reg. 131 (0x83), static table bits [7:0]
Write to reg. 121 (0x79) with 0x07

Write static table selected
Write to reg. 122 (0x7A) with 0x07

VLAN Table

The KS8893M uses the VLAN table to perform look ups. If 802.10 VLAN mode is enabled (register 5, bit 7 = 1), this table will be used to retrieve the VLAN information that is associated with the ingress packet. This information includes FID fifter ID), VIP (VLAN ID), and VLAN membership as described in the following table.

Bit	Name	R/W	Description	Default
19	Valid	RW	= 1, entry is valid = 0, entry is invalid	1
18-16	Membelship	RW	Specify which ports are members of the VLAN. If a DA lookup fails (no match in both static and dynamic tables), the packet associated with this VLAN will be forwarded to ports specified in this field. For example, 101 means port 3 and 1 are in this VLAN.	111
15-12	FHD	R/W	Filter ID. KS8893M supports 16 active VLANs represented by these four bit fields. FID is the mapped ID. If 802.1Q VLAN is enabled, the look up will be based on FID+DA and FID+SA.	0x0
11-0	VID	R/W	IEEE 802.1Q 12 bits VLAN ID	0x001

Table 17. Format of Static VLAN Table (16 Entries)

If 802.1Q VLAN mode is enabled, KS8893M will assign a VID to every ingress packet. If the packet is untagged or tagged with a null VID, the packet is assigned with the default port VID of the ingress port. If the packet is tagged with non null VID, the VID in the tag will be used. The look up process will start from the VLAN table look up. If the VID is not valid, the packet will be dropped and no address learning will take place. If the VID is valid, the FID is retrieved. The FID+DA and FID+SA lookups are performed. The FID+DA look up determines the forwarding ports. If FID+DA fails, the packet will be broadcast to all the members (excluding the ingress port) of the VLAN. If FID+SA fails, the FID+SA will be learned.

Examples:

1. VLAN Table Read (read the 3rd entry)

Write to reg. 121 (0x79) with 0x14 // Read VLAN table selected Write to reg. 122 (0x7A) with 0x02 // Trigger the read operation Then,
Read reg. 129 (0x81), VLAN table bits [19:16]
Read reg. 130 (0x82), VLAN table bits [15:8]
Read reg. 131 (0x83), VLAN table bits [7:0]

2. VLAN Table Write (write the 7th entry)

Write to reg. 129 (0x81), VLAN table bits [19:16] Write to reg. 130 (0x82), VLAN table bits [15:8] Write to reg. 131 (0x83), VLAN table bits [7:0]

Write to reg. 121 (0x79) with 0x04 Write to reg. 122 (0x7A) with 0x06

#Write VLAN table selected
// Trigger the write operation

// Read dynamic table selected

Dynamic MAC Address Table

The KS8893M maintains the dynamic MAC address table. Read access is allowed only.

	Bit	Name	R/W	Description	Default
	71	Data Not	RO	= 1, entry is not ready, continue retrying until this	
		Ready	/ / /	bit is set to 0	
			$A \setminus$	= 0, entry is ready	
	70-67	Reserved	RO	Reserved	
	66	MAC Empty	RO/	= 1, there is no valid entry in the table	1
		\ \\		=0, there are valid entries in the table	
	65-56	No of Valid	KO//	Indicates how many valid entries in the table	00_0000_0000
		Entries	///	0x3ff means 1K entries	
				0x001 means 2 entries	
			$\langle \cdot \rangle$	0x000 and bit 66 = 0 means 1 entry	
\ (\sim		> `	0x000 and bit 66 = 1 means 0 entry	
/ /	55-54	Time Stamp	RO	2 bits counter for internal aging	
	53-52	Source Port	RO	The source port where FID+MAC is learned	00
`	\ \ \ \ 1	\setminus		00 : port 1	
				01 : port 2	
)		10 : port 3	
	51-48	FID	RO	Filter ID	0x0
	47-0	MAC Address	RO	48-bit MAC Address	0x0000_0000_0000

Table 18. Format of Dynamic MAC Address Table (1K Entries)

Example:

Dynamic MAC Address Table Read (read the 1st entry and retrieve the MAC table size)

```
Write to reg. 122 (0x7A) with 0x00 // Trigger the read operation

Then,

Read reg. 123 (0x7B), bit [7] // if bit 7 = 1, restart (reread) from this register
```

dynamic table bits [66:64]

Read reg. 124 (0x7C), dynamic table bits [63:56]

Write to reg. 121 (0x79) with 0x18

Read reg. 125 (0x7D), dynamic table bits [55:48] Read reg. 126 (0x7E), dynamic table bits [47:40]

Read reg. 127 (0x7F), dynamic table bits [39:32]

Read reg. 128 (0x80), dynamic table bits [31:24]

Read reg. 129 (0x81), dynamic table bits [23:16]

Read reg. 130 (0x82), dynamic table bits [15:8]

Read reg. 131 (0x83), dynamic table bits [7:0]

MIB (Management Information Base) Counters

The KS8893M provides 34 MIB counters per port. These counters are used to monitor the port activity for network management. The MIB counters have two format groups: "Per Port" and "All Port Dropped Packet."

Bit	Name	R/W	Description	Default
31	Overflow	RO	= 1, counter overflow = 0, no counter overflow	0
30	Count valid	RO	= 1, counter value is valid = 0, counter value is not valid	0
29-0	Counter values	RO	Counter value	0

Table 19. Format of "Per Port" MIB Counters

"Per Port" MIB counters are read using indirect memory access. The base address offsets and address ranges for all three ports are:

Port 1, base is 0x00 and range is (0x00-0x1f)

Port 2, base is 0x20 and range is (0x20\0x3f)

Port 3, base is 0x40 and range is (0x40-0x5f)

Port 1 MIB counters are readusing the indirect memory offsets in the following table.

Offset	Counter Name	Description
0x0 /	RxLoPriorityByte V	Rx lo-priority (default) octet count including bad packets
0x1\	RxHiRriorityByte	Rx hi-priority octet count including bad packets
0x2	RxUndersizePkt	Rx undersize packets w/ good CRC
0x3	RxFragments	Rx fragment packets w/ bad CRC, symbol errors or alignment errors
0x4	RxOversize	Rx oversize packets w/ good CRC (max: 1536 or 1522 bytes)
0x5	RxJabbers	Rx packets longer than 1522 bytes w/ either CRC errors, alignment errors, or symbol errors (depends on max packet size setting)
0x6	RxSymbolError	Rx packets w/ invalid data symbol and legal packet size.
0x7	RxCRCError	Rx packets within (64,1522) bytes w/ an integral number of bytes and a bad CRC (upper limit depends on max packet size setting)
8x0	RxAlignmentError	Rx packets within (64,1522) bytes w/ a non-integral number of bytes and a bad CRC (upper limit depends on max packet size setting)
0x9	RxControl8808Pkts	Number of MAC control frames received by a port with 88-08h in EtherType field
0xA	RxPausePkts	Number of PAUSE frames received by a port. PAUSE frame is qualified with EtherType (88-08h), DA, control opcode (00-01), data length (64B min), and a valid CRC
0xB	RxBroadcast	Rx good broadcast packets (not including error broadcast packets or valid multicast packets)
0xC	RxMulticast	Rx good multicast packets (not including MAC control frames, error multicast packets or valid broadcast packets)
0xD	RxUnicast	Rx good unicast packets
0xE	Rx64Octets	Total Rx packets (bad packets included) that were 64 octets in length
0xF	Rx65to127Octets	Total Rx packets (bad packets included) that are between 65 and 127 octets in length
0x10	Rx128to255Octets	Total Rx packets (bad packets included) that are between 128 and 255 octets in length

June 2005 89 M9999-063005

0x11	Rx256to511Octets	Total Rx packets (bad packets included) that are between 256 and 511 octets in length
0x12	Rx512to1023Octets	Total Rx packets (bad packets included) that are between 512 and 1023 octets in length
0x13	Rx1024to1522Octets	Total Rx packets (bad packets included) that are between 1024 and 1522 octets in length (upper limit depends on max packet size setting)
0x14	TxLoPriorityByte	Tx lo-priority good octet count, including PAUSE packets
0x15	TxHiPriorityByte	Tx hi-priority good octet count, including PAUSE packets
0x16	TxLateCollision	The number of times a collision is detected later than 512 bit-times into the Tx of a packet
0x17	TxPausePkts	Number of RAUSE frames transmitted by a port
0x18	TxBroadcastPkts	Tx good broadcast packets (not including error broadcast or valid multicast packets)
0x19	TxMulticastPkts	Tx good multicast packets (not including error multicast packets or valid broadcast packets)
0x1A	TxUnicastPkts	Tx good unicast packets
0x1B	TxDeferred	Tx packets by a port for which the 1st Tx attempt is delayed due to the busy medium
0x1C	TxTotalCollision	Tx total collision, half duplex only
0x1D	TxExcessiveCollision	A count of frames for which Tx fails due to excessive collisions
10X1E	TxSingle Collision \	Successfully Tx frames on a port for which Tx is inhibited by exactly one collision
0x1F	TxMuttipleCollision \	Successfully Tx frames on a port for which Tx is inhibited by more than one collision

Table 20. Port 1's "Per Port" MIB Counters Indirect Memory Offsets

Bit	Name	R/W	Description	Default
30-16	Reserved	N/A	Reserved	N/A
15-0	Counter Value	RO	Counter Value	0

Table 21. Format of "All Port Dropped Packet" MIB Counters

"All Port Dropped Packet" MIB counters are read using indirect memory access. The address offsets for these counters are shown in the following table:

Offset	Counter Name	Description
0x100	Port1 TX Drop Packets	TX packets dropped due to lack of resources
0x101	Port2 TX Drop Packets	TX packets dropped due to lack of resources
0x102	Port3 TX Drop Packets	TX packets dropped due to lack of resources
0x103	Port1 RX Drop Packets	RX packets dropped due to lack of resources
0x104	Port2 RX Drop Packets	RX packets dropped due to lack of resources
0x105	Port3 RX Drop Packets	RX packets dropped due to lack of resources

Table 22. "All Port Dropped Packet" MIB Counters Indirect Memory Offsets

```
1. MIB Counter Read (Read port 1 "Rx64Octets" Counter)
                                                  // Read MIB counters selected
        Write to reg. 121 (0x79) with 0x1c
                                                   Trigger the read operation
        Write to reg. 122 (0x7A) with 0x0e
    Then
        Read reg. 128 (0x80), overflow bit [31]
                                                      // \f \bit 3/1 ≠
                                                                  1, thère was a counter overflow
                                                      \times If bit $0 \(\dagger 0\) restart (reread) from this register
                               valid bit [30]
                               counter bits [29:24]
        Read reg. 129 (0x81), counter bits [23:16]
        Read reg. 130 (0x82), counter bits [15:8]
        Read reg. 131(0x83), counter bits [7:0]
2. MIB Counter Read (Read port 2 "Rx64Octets
                                                     Counter)
        Write to reg. 121 (0x79) with 0x16
                                                   / Read MIB counter selected
        Write to reg. 122 (0x (A) with 0x2e
                                                  //Trigger the read operation
    Then,
        Read reg. 128 (0x80)
                               overflow bit [31]
                                                      // If bit 31 = 1, there was a counter overflow
                               kalid bit)[30]
                                                      // If bit 30 = 0, restart (reread) from this register
                               counter bits [29:24]
                   129 (0x81), counter bits [23:16]
        Read reg:
        Read red, 130 (0x82), counter bits [15:8]
        Read reg. 131 (0)83), counter bits [7:0]
3. MIB Counter Read (Read "Port1 TX Drop Packets" Counter)
        Write to reg. 121 (0x79) with 0x1d
                                                  // Read MIB counter selected
        Write to reg. 122 (0x7A) with 0x00
                                                 // Trigger the read operation
    Then
        Řead reg. 130 (0x82), counter bits [15:8]
        Read reg. 131 (0x83), counter bits [7:0]
```

Additional MIB Counter Information

Examples:

"Per Port" MIB counters are designed as "read clear." These counters will be cleared after they are read.

"All Port Dropped Packet" MIB counters are not cleared after they are accessed and do not indicate overflow or validity; therefore, the application must keep track of overflow and valid conditions.

To read out all the counters, the best performance over the SPI bus is (160+3)*8*200 = 260ms, where there are 160 registers, 3 overheads, 8 clocks per access, at 5MHz. In the heaviest condition, the counters will overflow in 2 minutes. It is recommended that the software read all the counters at least every 30 seconds.

A high performance SPI master is also recommended to prevent counters overflow.

Absolute Maximum Ratings(1)

Description	Pins	Value
Supply Storage	N/A	-55°C to 150°C
Supply Voltage	V _{DDA} , V _{DDAP} , V _{DDC}	-0.5V/to 1.8V
	VDDATX, VDDARX, VDBIO	-0.51/to 4.0V
Input Voltage (all inputs)	All Inputs	-0.5V to 4.0V
Output Voltage (all outputs)	All Outputs	-0.5V to 4.0V
Lead Temperature (soldering, 10 sec)	N/A	
Storage Temperature (T _s)	N/A	-55°€ to 150°C

Note:

1. Exceeding the absolute maximum rating may damage the device.

Stresses greater than those listed in the table above may cause permanent damage to the device. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability. Unused inputs must always be tied to an appropriate logic voltage level.

Operating Ratings (1)

Parameter	Symbol	Min	Тур	Max
Supply Voltages	$V_{DDA}, V_{DDAP}, V_{DDC}$	1.14V	1.2V	1.26V
	$V_{DDATX}, V_{DDARX}, V_{DDIO}$	3.135V	3.3V	3.465V
Ambient Operating Temperature	T _A	0°C		70°C
Maximum Junction Temperature	T _J			125°C
Thermal Resistance Junction to Ambient ⁽²⁾	θ_{JA}		32°C/W	

Notes:

^{1.} The device is not guaranteed to function outside its operating rating. Unused inputs must always be tied to an appropriate logic voltage level (Ground to V_{DD}).

^{2.} No (HS) heat spreader in this package.

Parameter	Symbol	Condition	Min	Тур	Max
Supply Current - Single-supply KS8	893ML devi	ce only	1	•	•
	100BASE	-TX Operation (All Ports @ 100% Uti	lization)		
100BASE-TX	1	VDDATX, VDDARX, VDDIQ = 3:31X		120mA	
(transceiver + digital I/O)	I _{ddxio}	VDBATA, VDDIQ-3.5V		IZUIIA	
	10BASE-	Coperation (All Ports @ 100% Utiliza	ation)		
10BASE-T	I _{ddxio}	VDDATX, VDDARX, VDDIO = 3.3V		90mA	
(transceiver + digital I/O)		\times			
Supply Current - Dual-supply KS889	3M device	only			
	100BASE	-TX Operation (All Ports @ 100% Uti	lization)		
100BASE-TX (analog core + PLL + digital core)	lade	VDDA, VDDAP, VDDC = 1.2V		TBD	
100BASE-TX (transceiver + digitaKI/O)	l _{dd} xio	VDDATX, VDDARX, VDDIO = 3.3V		TBD	
$\langle \langle $	10BASE-	Γ Operation (All Ports @ 100% Utiliza	ation)		
10BASE-7 (analog core + RLL + digital core)	I _{ddc}	VDDA, VDDAP, VDDC = 1.2V		TBD	
10BA9E-T (transceiver + digital IVQ)	I _{ddxio}	VDDATX, VDDARX, VDDIO = 3.3V		TBD	
TTL Inputs					
Input High Voltage	V_{ih}		2.0V		
Input Low Voltage	V _{il}				0.8V
Input Current	I _{in}	V _{in} = GND ~ VDDIO	-10µA		10 μ A
TTL Outputs					
Output High Voltage	V _{oh}	I _{oh} = -8 mA	2.4V		
Output Low Voltage	V _{ol}	I _{ol} = 8 mA			0.4V
Output Tri-State Leakage	I _{oz}				10 μ A
100BASE-TX Transmit (measured dif	ferentially a	fter 1:1 transformer)			
Peak Differential Output Voltage	Vo	100 Ω termination across differential output.	<u>+</u> 0.95V		<u>+</u> 1.05V
Output Voltage Imbalance	V _{imb}	100Ω termination across differential output			2%
Rise/Fall Time	T _r /T _f		3ns		5ns
Rise/Fall Time Imbalance			0ns		0.5ns
Duty Cycle Distortion					<u>+</u> 0.25ns
Overshoot					5%
Reference Voltage of ISET	V _{set}			0.5V	
Output Jitters		Peak-to-peak		0.7ns	1.4ns

Note: 1. TA = 25°C. Specification for packaged product only.

Electrical Characteristics (continued)(1)

Parameter	Symbol	Condition	Min	Тур	Max	
10BASE-T Receive						
Squelch Threshold	V _{sq}	5 MH2 square wave		400mV		
10BASE-T Transmit (measured differentially after 1:1 transformer) (VDDATX = 3:3V						
Peak Differential Output Voltage	Vp	1000 termination agross differential output		<u>+</u> 2.4V		
Output Jitter		Peak-to-peak		1.8ns	3.5ns	

Note: 1. TA = 25°C. Specification for packaged product only,





Table 23. EEPROM Timing Parameters



Timing Parameter	Description	Min	Тур	Max	Unit
t _{cyc2}	Clock cycle		100		ns
t _{s2}	Setup time	10			ns
t _{h2}	Hold time	0			ns
t _{ov2}	Output valid	0	3	6	ns

Table 24. SNI Timing Parameters




Figure 19. MAC Mode MII Timing – Data Input to MII

Timing Parameter	Description	Min	Тур	Max	Unit
tcyc3 (100BASE-TX)	Clock cycle 100BASE-TX		40		ns
tcyc3 (10BASE-T)	Clock cycle 10BASE-T		400		ns
ts3	Setup time	10			ns
th3	Hold time	10			ns
tov3	Output valid	0		25	ns

Table 25. MAC Mode MII Timing Parameters




Figure 21. PHY Mode MII Timing - Data Input to MII

Timing Parameter	Description	Min	Тур	Max	Unit
tcyc4 (100BASE-TX)	Clock cycle 100BASE-TX		40		ns
tcyc4 (10BASE-T)	Clock cycle 10BASE-T		400		ns
ts4	Setup time	10			ns
th4	Hold time	10			ns
tov4	Output valid	0		25	ns

Table 26. PHY Mode MII Timing Parameters




Figure 23: RMII Timing - Data Input to RMII

Timing Parameter	Description	Min	Тур	Max	Unit
tcyc	Clock cycle		20		ns
t1	Setup time	4			ns
t2	Hold time	2			ns
tod	Output delay	2.8		10	ns

Table 27: RMII Timing Parameters




Figure 24. SPI Input Timing

Timing Parameter	Description	Min	Max	Units
16	Clock frequency		5	MHz
tCHSL	SPIS_N inactive hold time	90		ns
tSLCH	SPIS_N active setup time	90		ns
tCHSH	SPIS_N active old time	90		ns
tSHCH	SPIS_N inactive setup time	90		ns
tSHSL	SPIS_N deselect time	100		ns
tDVCH	Data input setup time	20		ns
tCHDX	Data input hold time	30		ns
tCLCH	Clock rise time		1	us
tCHCL	Clock fall time		1	us
tDLDH	Data input rise time		1	us
tDHDL	Data input fall time		1	us

Table 28. SPI Input Timing Parameters

Output Timing SPIS_N SPIC tCLQV tSHQZ LSB SPIQ tQLQH tQHQL SPID Figure 25. SPI Output Timing Timing Parameter Description Min Max **Units** Clock frequency 5 MHz tC/LQX 0 0 SPIQ hold time ns

Clock low to SPIQ valid

Clock high time

Clock low time

SPIQ rise time

SPIQ fall time

SPIQ disable time

tC/H

tCJ

tQLQH

tQHQL

tSHQZ

Table 29. SPI Output Timing Parameters

60

50

50

100

90

90

ns

ns

ns

ns

ns




Figure 26: Auto-Negotiation Timing

Timing Parameter	Description	Min	Тур	Max	Units
t _{BTB}	FLP burst to FLP burst	8	16	24	ms
t _{FLPW}	FLP burst width		2		ms
t _{PW}	Clock/Data pulse width		100		ns
t _{CTD}	Clock pulse to Data pulse	55.5	64	69.5	μs
t _{CTC}	Clock pulse to Clock pulse	111	128	139	μs
	Number of Clock/Data pulse per burst	17		33	

Table 30: Auto-Negotiation Timing Parameters

Reset Timing

The KS8893M should be powered up with the VDD core voltages (VDDC, VDDA, VDDAP) applied before the VDDIO and transceiver voltages (VDDIO, VDDATX, VDDARX). In the worst case, VDD core, VDDIO and transceiver voltages can be applied simultaneously. For the KS8893ML, there is no power sequence requirement.

Additional, reset timing requirements are summarized in the following) figure and table.




Figure 27. Reset Timing


Parameter	Description	Min	Max	Units
t _{sr}	Stable supply voltages to reset high	10		ms
t _{cs}	Configuration setup time	50		ns
t _{ch}	Configuration hold time	50		ns
t _{rc}	Reset to strap-in pin output	50		us

Table 31. Reset Timing Parameters

After the de-assertion of reset, it is recommended to wait a minimum of 100 us before starting programming on the managed interface (I2C slave, SPI slave, SMI, MIIM).

Reset Circuit

The reset circuit in Figure 28 is recommended for powering up the KS8893M if reset is triggered only by the power supply.



The reset circuit in Figure 29 is recommended for applications where reset is driven by another device (e.g., CPU, FPGA, etc),. At power-on-reset, R, C and D1 provide the necessary ramp rise time to reset the KS8893M device. The RST_OUT_n from CPU/FPGA provides the warm reset after power up.




Figure 29. Recommended Reset Circuit for interfacing with CPU/FPGA Reset Output

Selection of Isolation Transformers

An 1:1 isolation transformer is required at the line interface. An isolation transformer with integrated common-mode choke is recommended for exceeding FCC requirements.

The following table gives recommended transformer characteristics:

Parameter	Value	Test Condition
Turns ratio	1¢T:1¢C1\\\	
Open-circuit inductance (min.)	350µH	100mV, 100kHz, 8mA
Leakage inductance (max.)	(). Huyk.()	1MHz (min.)
Inter-winding capacitance (max.)	12pF	
D.C. resistance (max.)	0.90	
Insertion loss (max)	1.0dB	0MHz – 65MHz
HIPOT (min.)	1500Vrms	

Table 32. Transformer Selection Criteria

Magnetic Manufacturer	Part Number	Auto MDI-X	Number of Port
Bel Fuse	S558-5999-U7	Yes	1
Bel Fuse (MagJack)	SI-46001	Yes	1
Bel Fuse (MagJack)	SI-50170	Yes	1
Delta	LF8505	Yes	1
LanKom	LF-H41S	Yes	1
Pulse	H1102	Yes	1
Pulse (low cost)	H1260	Yes	1
Transpower	HB726	Yes	1
YCL	LF-H41S	Yes	1

Table 33. Qualified Single Port Magnetics

Selection of Reference Crystal

Chacteristics	Value	Units
Frequency	25.00000	MHz
Frequency tolerance (max)	±50	ppm
Load capacitance (max)	20	pF
Series resistance	25	Ω

Table 34. Typical Reference Crystal Characteristics




Figure 30. 128-Pin PQFP Package

MICREL, INC. 1849 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL: +1 (408) 944-0800 FAX: +1 (408) 474 1000 WEB: http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated.