

## 1GB – 2x64Mx72 DDR2 SDRAM UDIMM, SO-DIMM w/PLL

### FEATURES

- Unbuffered 200-pin (SO-DIMM) small-outline dual in-line memory module
- Support ECC detection and correction
- Fast data transfer rates: PC2-6400\*, PC2-5300\*, PC2-4200 and PC2-3200
- $V_{CC} = V_{CCQ} = 1.8V \pm 0.1V$
- $V_{CCSPD} = 1.7V$  to 3.6V
- JEDEC standard 1.8V I/O (SSTL\_18-compatible)
- Differential data strobe (DQS, DQS#) option
- Differential clock input (CK,CK#)
- Four-bit prefetch architecture
- Multiple internal device banks for concurrent operation
- Programmable CAS# latency (CL): 3 4, 5\*, and 6\*
- Adjustable data-output drive strength
- 7.8µs average periodic refresh interval
- On-die termination (ODT)
- Posted CAS# latency: 0, 1, 2, 3 and 4
- Serial Presence Detect (SPD) with EEPROM
- Auto & self refresh (64ms: 8,192 cycle refresh)
- Gold edge contacts
- Dual Rank
- RoHS compliant
- JEDEC proposed pin-out
- Package option
  - 200 Pin SO-DIMM: 30.00mm (1.181") TYP

### DESCRIPTION

The WV3HG264M72EEU is a 2x64Mx72 Double Data Rate DDR2 SDRAM high density module. This memory module consists of eighteen 64Mx8 bit DDR2 Synchronous DRAMs in FBGA packages, mounted on a 200-pin SO-DIMM FR4 substrate.

\* This product is under development, is not qualified or characterized and is subject to change or cancellation without notice.


NOTE: Consult factory for availability of:

- Vendor source control options
- Industrial temperature option

### OPERATING FREQUENCIES

	PC2-3200	PC2-4200	PC2-5300*	PC2-6400*
Clock Speed	200MHz	266MHz	333MHz	400MHz
CL-tRCD-tRP	3-3-3	4-4-4	5-5-5	6-6-6

\* Consult factory for availability



## PIN CONFIGURATION


Pin No.	Symbol	Pin No.	Symbol	Pin No.	Symbol	Pin No.	Symbol
1	VREF	51	DQ18	101	Vcc	151	Vss
2	Vss	52	Vss	102	A6	152	Vss
3	DQ0	53	DQ19	103	A5	153	DQS5#
4	DQ4	54	DQ28	104	A4	154	DM5
5	Vss	55	Vss	105	A3	155	DQS5
6	DQ5	56	DQ29	106	Vcc	156	Vss
7	DQ1	57	DQ24	107	A2	157	Vss
8	Vss	58	Vss	108	A1	158	DQ46
9	DQS0#	59	DQ25	109	Vcc	159	DQ42
10	DM0	60	DM3	110	A0	160	DQ47
11	DQS0	61	Vss	111	A10/AP	161	DQ43
12	Vss	62	Vss	112	BA1	162	Vss
13	Vss	63	DQS3#	113	BA0	163	Vss
14	DQ6	64	DQ30	114	Vcc	164	DQ52
15	DQ2	65	DQS3	115	RAS#	165	DQ48
16	DQ7	66	DQ31	116	WE#	166	DQ53
17	DQ3	67	Vss	117	Vcc	167	DQ49
18	Vss	68	Vss	118	CS0#	168	Vss
19	Vss	69	DQ26	119	CAS#	169	Vss
20	DQ12	70	CB4	120	ODT0	170	DM6
21	DQ8	71	DQ27	121	CS1#	171	DQS6#
22	DQ13	72	CB5	122	A13	172	Vss
23	DQ9	73	Vss	123	Vcc	173	DQS6
24	Vss	74	Vss	124	Vcc	174	DQ54
25	Vss	75	CB0	125	ODT1	175	Vss
26	DM1	76	DM8	126	CK	176	DQ55
27	DQS1#	77	CB1	127	NC	177	DQ50
28	Vss	78	Vss	128	CK#	178	Vss
29	DQS1	79	Vss	129	DQ32	179	DQ51
30	DQ14	80	CB6	130	Vss	180	DQ60
31	Vss	81	DQS8#	131	Vss	181	Vss
32	DQ15	82	CB7	132	DQ36	182	DQ61
33	DQ10	83	DQS8	133	DQ33	183	DQ56
34	Vss	84	Vss	134	DQ37	184	Vss
35	DQ11	85	Vss	135	DQS4#	185	DQ57
36	DQ20	86	CB2	136	Vss	186	DM7
37	Vss	87	CKE0	137	DQS4	187	Vss
38	DQ21	88	CB3	138	DM4	188	DQ62
39	DQ16	89	NC	139	Vss	189	DQS7#
40	Vss	90	Vss	140	Vss	190	Vss
41	DQ17	91	NC	141	DQ34	191	DQS7
42	RESET#	92	NC	142	DQ38	192	DQ63
43	Vss	93	Vcc	143	DQ35	193	DQ58
44	DM2	94	NC	144	DQ39	194	SDA
45	DQS2#	95	A12	145	Vss	195	Vss
46	Vss	96	A11	146	Vss	196	SCL
47	DQS2	97	A9	147	DQ40	197	DQ59
48	DQ22	98	Vcc	148	DQ44	198	SA1
49	Vss	99	A7	149	DQ41	199	VCCSPD
50	DQ23	100	A8	150	DQ45	200	SA0

## PIN NAMES


Pin Name	Function
A0-A13	Address Inputs
BA0, BA1	SDRAM Bank Address
DQ0-DQ63	Data Input/Output
CB0-CB7	Check Bits
DQS0-DQS8	Data strobes
DQS0#-DQS8#	Data strobes complement
ODT0, ODT1	On-die termination controls
CK,CK#	Clock inputs
CKE0, CKE1	Clock enable inputs
CS0#, CS1#	Chip select inputs
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
RESET#	Register reset input
Vcc	Core Power
Vss	Ground
SA0-SA1	SPD address
SDA	Serial Data Input/Output
VREF	Input/Output Reference Voltage
DM0-DM8	Data-in mask
VCCSPD	Serial EEPROM power supply
SCL	SPD Clock Input
NC	No connect




**FUNCTIONAL BLOCK DIAGRAM**



- CS0# → CS# : DDR2 SDRAMs
- CS1# → CS# : DDR2 SDRAMs
- BA0 - BA1 → BA0 - BA1 : DDR2 SDRAMs
- A0 - A13 → A0 - A13 : DDR2 SDRAMs
- RAS# → RAS# : DDR2 SDRAMs
- CAS# → CAS# : DDR2 SDRAMs
- WE# → WE# : DDR2 SDRAMs
- CKE0 → CKE : DDR2 SDRAMs
- CKE1 → CKE : DDR2 SDRAMs
- ODT0 → ODT : DDR2 SDRAMs
- ODT1 → ODT : DDR2 SDRAMs



NOTE: All resistor values are 22 ohms unless otherwise specified.



**DC OPERATING CONDITIONS**

All voltages referenced to V<sub>SS</sub>

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Supply Voltage	V <sub>CC</sub>	1.7	1.8	1.9	V	3
I/O Reference Voltage	V <sub>REF</sub>	0.49 x V <sub>CC</sub>	0.50 x V <sub>CC</sub>	0.51 x V <sub>CC</sub>	V	1
I/O Termination Voltage	V <sub>TT</sub>	V <sub>REF</sub> -0.04	V <sub>REF</sub>	V <sub>REF</sub> +0.04	V	2
SPD Supply Voltage	V <sub>CCSPD</sub>	1.7	-	3.6	V	

Notes:

- V<sub>REF</sub> is expected to equal V<sub>CC/2</sub> of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on V<sub>REF</sub> may not exceed +/-1 percent of the DC value. Peak-to-peak AC noise on V<sub>REF</sub> may not exceed +/-2 percent of V<sub>REF</sub>. This measurement is to be taken at the nearest V<sub>REF</sub> bypass capacitor.
- V<sub>TT</sub> is not applied directly to the device. V<sub>TT</sub> is a system supply for signal termination resistors, is expected to be set equal to V<sub>REF</sub> and must track variations in the DC level of V<sub>REF</sub>.
- V<sub>CCQ</sub> of all IC's are tied to V<sub>CC</sub>.


**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Min	Max	Units	
V <sub>CC</sub>	Voltage on V <sub>CC</sub> pin relative to V <sub>SS</sub>	-0.5	2.3	V	
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin relative to V <sub>SS</sub>	-0.5	2.3	V	
I <sub>L</sub>	Input leakage current; Any input 0V<V <sub>IN</sub> <V <sub>CC</sub> ; V <sub>REF</sub> input 0V,V <sub>IN</sub> ,0.95V; Other pins not under test = 0V	Command/Address, RAS#, CAS#, WE#,	-90	90	μA
		CS#, CKE	-45	45	μA
		CK, CK#	-10	10	μA
		DM	-10	10	μA
I <sub>OZ</sub>	Output leakage current; 0V<V <sub>IN</sub> <V <sub>CC</sub> ; DQs and ODT are disable	DQ, DQS, DQS#	-10	10	μA
I <sub>VREF</sub>	V <sub>REF</sub> leakage current; V <sub>REF</sub> = Valid V <sub>REF</sub> level		-36	36	μA

**INPUT/OUTPUT CAPACITANCE**

TA=25°C, f=100MHz

Parameter	Symbol	Min	Max	Unit
Input capacitance (0A~A13, BA0~BA1, RAS#, CAS#, WE#)	C <sub>IN1</sub>	22	40	pF
Input capacitance (CKE0, CKE1), (ODT0, ODT1)	C <sub>IN2</sub>	13	22	pF
Input capacitance (CS0# - CS1#)	C <sub>IN3</sub>	13	22	pF
Input capacitance (CK, CK#)	C <sub>IN4</sub>	6	7	pF
Input capacitance (DM0~DM8), (DQS0~DQS8)	C <sub>IN5</sub> (665)	9	11	pF
	C <sub>IN5</sub> (534, 403)	9	12	pF
Input capacitance (DQ0~DQ63), (CB0~CB7)	C <sub>OUT1</sub> (665)	9	11	pF
	C <sub>OUT1</sub> (534, 403)	9	12	pF



**OPERATING TEMPERATURE CONDITION**

Parameter	Symbol	Rating	Units	Notes
Operating temperature (Commercial)	TOPER	0° to 85°	°C	1, 2

- Notes:
1. Operating temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JEDED JESD51.2
  2. At 0°C - 85°C, operation temperature range, all DRAM specification will be supported.

**INPUT DC LOGIC LEVEL**

All voltages referenced to V<sub>SS</sub>

Parameter	Symbol	Min	Max	Units
Input High (Logic 1) Voltage	V <sub>IH</sub> (DC)	V <sub>REF</sub> + 0.125	V <sub>CC</sub> + 0.300	V
Input Low (Logic 0) Voltage	V <sub>IL</sub> (DC)	-0.300	V <sub>REF</sub> - 0.125	V

**INPUT AC LOGIC LEVEL**

All voltages referenced to V<sub>SS</sub>

Parameter	Symbol	Min	Max	Unit
AC Input High (Logic 1) Voltage DDR2-400 & DDR2-533	V <sub>IH</sub> (AC)	V <sub>REF</sub> + 0.250	-	V
AC Input High (Logic 1) Voltage DDR2-667	V <sub>IH</sub> (AC)	V <sub>REF</sub> + 0.200	-	V
AC Input High (Logic 0) Voltage DDR2-400 & DDR2-533	V <sub>IL</sub> (AC)	-	V <sub>REF</sub> - 0.250	V
AC Input High (Logic 0) Voltage DDR2-667	V <sub>IL</sub> (AC)	-	V <sub>REF</sub> - 0.200	V



### DDR2 I<sub>CC</sub> SPECIFICATIONS AND CONDITIONS

Includes DDR2 SDRAM components only

V<sub>CC</sub> = +1.8V ± 0.1V

Symbol	Proposed Conditions	806	665	534	403	Units	
I <sub>CC0</sub> *	Operating one bank active-precharge current; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (I <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RASmin</sub> (I <sub>CC</sub> ); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TBD	1,137	1,092	1,092	mA	
I <sub>CC1</sub> *	Operating one bank active-read-precharge current; I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(I <sub>CC</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (I <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RASmin</sub> (I <sub>CC</sub> ), t <sub>RCD</sub> = t <sub>RCD</sub> (I <sub>CC</sub> ); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as I <sub>CC4W</sub>	TBD	1,272	1,227	1,227	mA	
I <sub>CC2P</sub> *	Precharge power-down current; All banks idle; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	TBD	444	444	444	mA	
I <sub>CC2Q</sub> **	Precharge quiet standby current; All banks idle; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	TBD	930	840	840	mA	
I <sub>CC2N</sub> **	Precharge standby current; All banks idle; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TBD	1,020	930	930	mA	
I <sub>CC3P</sub> **	Active power-down current; All banks open; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ); CKE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING	Fast PDN Exit MRS(12) = 0	TBD	840	840	840	mA
		Slow PDN Exit MRS(12) = 1	TBD	516	516	516	mA
I <sub>CC3N</sub> **	Active standby current; All banks open; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RASmax</sub> (I <sub>CC</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>CC</sub> ); CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TBD	1,290	1,200	1,200	mA	
I <sub>CC4W</sub> *	Operating burst write current; All banks open, Continuous burst writes; BL = 4, CL = CL(I <sub>CC</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RASmax</sub> (I <sub>CC</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>CC</sub> ); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TBD	1,632	1,452	1,362	mA	
I <sub>CC4R</sub> *	Operating burst read current; All banks open, Continuous burst reads, I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(I <sub>CC</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RASmax</sub> (I <sub>CC</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>CC</sub> ); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as I <sub>CC4W</sub>	TBD	1,677	1,497	1,362	mA	
I <sub>CC5B</sub> **	Burst auto refresh current; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ); Refresh command at every t <sub>REFC</sub> (I <sub>CC</sub> ) interval; CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING	TBD	3,000	2,820	2,820	mA	
I <sub>CC6</sub> **	Self refresh current; CK and CK# at 0V; CKE 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING	Normal	TBD	144	144	144	mA
I <sub>CC7</sub> *	Operating bank interleave read current; All bank interleaving reads, I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(I <sub>CC</sub> ), AL = t <sub>RCD</sub> (I <sub>CC</sub> ) - 1 * t <sub>CK</sub> (I <sub>CC</sub> ); t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (I <sub>CC</sub> ), t <sub>RRD</sub> = t <sub>RRD</sub> (I <sub>CC</sub> ), t <sub>RCD</sub> = 1 * t <sub>CK</sub> (I <sub>CC</sub> ); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data bus inputs are SWITCHING.	TBD	2,352	2,352	2,352	mA	

I<sub>CC</sub> specification is based on **SAMSUNG** components. Other DRAM manufactures specification may be different.

Note:

\* Value calculated as one module rank in this operating condition, and all other module ranks in I<sub>CC2P</sub> (CKE LOW) mode.

\*\* Value calculated reflects all module ranks in this operating condition.



**AC TIMING PARAMETERS & SPECIFICATIONS**

V<sub>CC</sub> = +1.8V ± 0.1V

AC CHARACTERISTICS			806		665		534		403			
PARAMETER			SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Clock	Clock cycle time	CL = 6	t <sub>CK(6)</sub>	TBD	TBD							ps
		CL = 5	t <sub>CK(5)</sub>	TBD	TBD	3,000	8,000					ps
		CL = 4	t <sub>CK(4)</sub>	TBD	TBD	3,750	8,000	3,750	8,000	5,000	8,000	ps
		CL = 3	t <sub>CK(3)</sub>	TBD	TBD	5,000	8,000	5,000	8,000	5,000	8,000	ps
	CK high-level width		t <sub>CH</sub>	TBD	TBD	0.45	0.55	0.45	0.55	0.45	0.55	t <sub>CK</sub>
	CK low-level width		t <sub>CL</sub>	TBD	TBD	0.45	0.55	0.45	0.55	0.45	0.55	t <sub>CK</sub>
	Half clock period		t <sub>HP</sub>	TBD	TBD	MIN(t <sub>CH</sub> ,t <sub>CL</sub> )		MIN(t <sub>CH</sub> ,t <sub>CL</sub> )		MIN(t <sub>CH</sub> ,t <sub>CL</sub> )		ps
	Clock jitter		t <sub>JIT</sub>	TBD	TBD	-125	125	-125	125	-125	125	ps
Data	DQ output access time from CK/CK#		t <sub>AC</sub>	TBD	TBD	-450	+450	-500	+500	-600	+600	ps
	Data-out high-impedance window from CK/CK#		t <sub>HZ</sub>	TBD	TBD		t <sub>AC(MAX)</sub>		t <sub>AC(MAX)</sub>		t <sub>AC(MAX)</sub>	ps
	Data-out low-impedance window from CK/CK#		t <sub>LZ</sub>	TBD	TBD	t <sub>AC(MIN)</sub>	t <sub>AC(MAX)</sub>	t <sub>AC(MIN)</sub>	t <sub>AC(MAX)</sub>	t <sub>AC(MIN)</sub>	t <sub>AC(MAX)</sub>	ps
	DQ and DM input setup time relative to DQS		t <sub>DS</sub>	TBD	TBD	100		100		150		
	DQ and DM input hold time relative to DQS		t <sub>DH</sub>	TBD	TBD	225		225		275		
	DQ and DM input pulse width (for each input)		t <sub>DLPW</sub>	TBD	TBD	0.35		0.35		0.35		t <sub>CK</sub>
	Data hold skew factor		t <sub>QHS</sub>	TBD	TBD		340		400		450	ps
	DQ...DQS hold, DQS to first DQ to go nonvalid, per access		t <sub>QH</sub>	TBD	TBD	t <sub>HP</sub> - t <sub>QHS</sub>		t <sub>HP</sub> - t <sub>QHS</sub>		t <sub>HP</sub> - t <sub>QHS</sub>		ps
	Data valid output window (DVW)		t <sub>DVW</sub>	TBD	TBD	t <sub>QH</sub> - t <sub>DQSQ</sub>		t <sub>QH</sub> - t <sub>DQSQ</sub>		t <sub>QH</sub> - t <sub>DQSQ</sub>		ns
Data Strobe	DQS input high pulse width		t <sub>DQSH</sub>	TBD	TBD	0.35		0.35		0.35		t <sub>CK</sub>
	DQS input low pulse width		t <sub>DQSL</sub>	TBD	TBD	0.35		0.35		0.35		t <sub>CK</sub>
	DQS output access time from CK/CK#		t <sub>DQSCK</sub>	TBD	TBD	-400	+400	-450	+450	-500	+500	ps
	DQS falling edge to CK rising ... setup time		t <sub>DSS</sub>	TBD	TBD	0.2		0.2		0.2		t <sub>CK</sub>
	DQS falling edge from CK rising ... hold time		t <sub>DSH</sub>	TBD	TBD	0.2		0.2		0.2		t <sub>CK</sub>
	DQS...DQ skew, DQS to last DQ valid, per group, per access		t <sub>DQSQ</sub>	TBD	TBD		240		300		350	ps
	DQS read preamble		t <sub>RPRE</sub>	TBD	TBD	0.9	1.1	0.9	1.1	0.9	1.1	t <sub>CK</sub>
	DQS read postamble		t <sub>RPST</sub>	TBD	TBD	0.4	0.6	0.4	0.6	0.4	0.6	t <sub>CK</sub>
	DQS write preamble setup time		t <sub>WPRES</sub>	TBD	TBD	0		0		0		ps
	DQS write preamble		t <sub>WPRE</sub>	TBD	TBD	0.35		0.35		0.35		t <sub>CK</sub>
	DQS write postamble		t <sub>WPST</sub>	TBD	TBD	0.4	0.6	0.4	0.6	0.4	0.6	t <sub>CK</sub>
	Write command to first DQS latching transition		t <sub>DQSS</sub>	TBD	TBD	WL- 0.25	WL+ 0.25	WL- 0.25	WL+ 0.25	WL- 0.25	WL+ 0.25	t <sub>CK</sub>
	Address and control input pulse width for each input		t <sub>IPW</sub>	TBD	TBD	0.6		0.6		0.6		t <sub>CK</sub>
	Address and control input setup time		t <sub>IS</sub>	TBD	TBD	200		250		250		ps
	Address and control input hold time		t <sub>IH</sub>	TBD	TBD	275		375		475		ps
	Address and control input hold time		t <sub>CCD</sub>	TBD	TBD	2		2		2		t <sub>CK</sub>

\* AC specification is based on **SAMSUNG** components. Other DRAM manufactures specification may be different.

Continued on next page



**AC TIMING PARAMETERS & SPECIFICATIONS (cont'd)**

V<sub>CC</sub> = +1.8V ± 0.1V

AC CHARACTERISTICS			806		665		534		403		
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Command and Address	ACTIVE to ACTIVE (same bank) command	t <sub>RC</sub>	TBD	TBD	55		55		55		ns
	ACTIVE bank a to ACTIVE bank b command	t <sub>RRD</sub>	TBD	TBD	7.5		7.5		7.5		ns
	ACTIVE to READ or WRITE delay	t <sub>RCD</sub>	TBD	TBD	15		15		15		ns
	Four Bank Activate period	t <sub>FAW</sub>	TBD	TBD	37.5	37.5	37.5	37.5	37.5	37.5	ns
	ACTIVE to PRECHARGE command	t <sub>RAS</sub>	TBD	TBD	45	70,000	45	70,000	45	70,000	ns
	Internal READ to precharge command delay	t <sub>RTP</sub>	TBD	TBD	7.5		7.5		7.5		ns
	Write recovery time	t <sub>WR</sub>	TBD	TBD	15		15		15		ns
	Auto precharge write recovery + precharge time	t <sub>DAL</sub>	TBD	TBD	t <sub>WR</sub> + t <sub>RP</sub>		t <sub>WR</sub> + t <sub>RP</sub>		t <sub>WR</sub> + t <sub>RP</sub>		ns
	Internal WRITE to READ command delay	t <sub>WTR</sub>	TBD	TBD	7.5		7.5		10		ns
	PRECHARGE command period	t <sub>RP</sub>	TBD	TBD	15		15		15		ns
	PRECHARGE ALL command period	t <sub>RPA</sub>	TBD	TBD	t <sub>RP</sub> +t <sub>CK</sub>		t <sub>RP</sub> +t <sub>CK</sub>		t <sub>RP</sub> +t <sub>CK</sub>		ns
	LOAD MODE command cycle time	t <sub>MRD</sub>	TBD	TBD	2		2		2		t <sub>CK</sub>
CKE low to CK,CK# uncertainty	t <sub>DELAY</sub>	TBD	TBD	t <sub>IS</sub> + t <sub>CK</sub> + t <sub>IH</sub>		t <sub>IS</sub> + t <sub>CK</sub> + t <sub>IH</sub>		t <sub>IS</sub> + t <sub>CK</sub> + t <sub>IH</sub>		ns	
Self Refresh	REFRESH to Active of Refresh to Refresh command interval	t <sub>RFC</sub>	TBD	TBD	105	70,000	105	70,000	105	70,000	ns
	Average periodic refresh interval	t <sub>REFI</sub>	TBD	TBD		7.8		7.8		7.8	μs
	Exit self refresh to non-READ command	t <sub>XSUR</sub>	TBD	TBD	t <sub>RFC</sub> (MIN) + 10		t <sub>RFC</sub> (MIN) + 10		t <sub>RFC</sub> (MIN) + 10		ns
	Exit self refresh to READ command	t <sub>XSURD</sub>	TBD	TBD	200		200		200		t <sub>CK</sub>
	Exit self refresh timing reference	t <sub>ISXR</sub>	TBD	TBD	t <sub>IS</sub>		t <sub>IS</sub>		t <sub>IS</sub>		ps
ODT	ODT turn-on delay	t <sub>AOND</sub>	TBD	TBD	2	2	2	2	2	2	t <sub>CK</sub>
	ODT turn-on	t <sub>AON</sub>	TBD	TBD	t <sub>AC</sub> (MIN)	t <sub>AC</sub> (MAX) + 1000	t <sub>AC</sub> (MIN)	t <sub>AC</sub> (MAX) + 1000	t <sub>AC</sub> (MIN)	t <sub>AC</sub> (MAX) + 1000	ps
	ODT turn-off delay	t <sub>AOFD</sub>	TBD	TBD	2.5	2.5	2.5	2.5	2.5	2.5	t <sub>CK</sub>
	ODT turn-off	t <sub>AOF</sub>	TBD	TBD	t <sub>AC</sub> (MIN)	t <sub>AC</sub> (MAX) + 600	t <sub>AC</sub> (MIN)	t <sub>AC</sub> (MAX) + 600	t <sub>AC</sub> (MIN)	t <sub>AC</sub> (MAX) + 600	ps
	ODT turn-on (power-down mode)	t <sub>AONPD</sub>	TBD	TBD	t <sub>AC</sub> (MIN) + 2000	2 x t <sub>CK</sub> + t <sub>AC</sub> (MAX) + 1000	t <sub>AC</sub> (MIN) + 2000	2 x t <sub>CK</sub> + t <sub>AC</sub> (MAX) + 1000	t <sub>AC</sub> (MIN) + 2000	2 x t <sub>CK</sub> + t <sub>AC</sub> (MAX) + 1000	ps
	ODT turn-off (power-down mode)	t <sub>AOFPD</sub>	TBD	TBD	t <sub>AC</sub> (MIN) + 2000	2.5 x t <sub>CK</sub> + t <sub>AC</sub> (MAX) + 1000	t <sub>AC</sub> (MIN) + 2000	2.5 x t <sub>CK</sub> + t <sub>AC</sub> (MAX) + 1000	t <sub>AC</sub> (MIN) + 2000	2.5 x t <sub>CK</sub> + t <sub>AC</sub> (MAX) + 1000	ps
	ODT to power-down entry latency	t <sub>ANPD</sub>	TBD	TBD	3		3		3		t <sub>CK</sub>
	ODT power-down exit latency	t <sub>AXPD</sub>	TBD	TBD	8		8		8		t <sub>CK</sub>
	Power-Down	Exit active power-down to READ command, MR[bit12=0]	t <sub>XARD</sub>	TBD	TBD	2		2		2	
Exit active power-down to READ command, MR[bit12=1]		t <sub>XARDS</sub>	TBD	TBD	7 - AL		6 - AL		6 - AL		t <sub>CK</sub>
A Exit precharge power-down to any non-READ command.		t <sub>XP</sub>	TBD	TBD	2		2		2		t <sub>CK</sub>
CKE minimum high/low time		t <sub>CKE</sub>	TBD	TBD	3		3		3		t <sub>CK</sub>


\* AC specification is based on **SAMSUNG** components. Other DRAM manufactures specification may be different.







**PART NUMBERING GUIDE**



**Document Title**

1GB – 2x64Mx72 DDR2 SDRAM UNBUFFERED, SO-DIMM w/PLL

**DRAM DIE OPTIONS:**

- SAMSUNG: C-Die, will move to E-Die Q2'06
- MICRON: U37Y: B-Die

**Revision History**

<b>Rev #</b>	<b>History</b>	<b>Release Date</b>	<b>Status</b>
Rev 0	Created	August 2005	Concept
Rev 1	1.0 Updated Icc, CAP & AC specs 1.1 Added industrial temp option to part numbering guide 1.2 Changed from concept to advanced	March 2006	Advanced
Rev 2	2.0 Update Icc, CAP & AC specs 2.1 Added "P" for JEDEC proposed pin-out 2.2 Added die Rev info	April 2006	Advanced