

64K x 4 Static RAM with Separate I/O

Features

- High speed
 - 12 ns
- CMOS for optimum speed/power
- Low active power
 - 860 mW
- Low standby power
 - 55 mW
- TTL-compatible inputs and outputs
- Automatic power-down when deselected
- Available in non Pb-free 28-Lead Molded SOJ package.

Functional Description

The CY7C192 is a high-performance CMOS static RAM organized as 65,536 x 4 bits with separate I/O. Easy memory expansion is provided by active LOW Chip Enable (CE) and tri-state drivers. It has an automatic power-down feature, reducing the power consumption by 75% when deselected.

Writing to the device is accomplished when the Chip Enable (CE) and write enable (WE) inputs are both LOW.


Data on the four input pins (I_0 through I_3) is written into the memory location specified on the address pins (A_0 through A_{15}).

Reading the device is accomplished by taking the Chip Enable (CE) LOW while the Write Enable (WE) remains HIGH. Under these conditions the contents of the memory location specified on the address pins will appear on the four data output pins.


The output pins stay in high-impedance state when Write Enable (WE) is LOW, or Chip Enable (CE) is HIGH.

A die coat is used to insure alpha immunity.

Logic Block Diagram



Pin Configurations



Selection Guide

	-12	-15	Unit
Maximum Access Time	12	15	ns
Maximum Operating Current	155	145	mA
Maximum CMOS Standby Current	10	10	mA

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied..... -55°C to $+125^{\circ}\text{C}$

Supply Voltage to Ground Potential -0.5V to $+7.0\text{V}$

DC Voltage Applied to Outputs
in High Z State^[1]..... -0.5V to $\text{V}_{\text{CC}} + 0.5\text{V}$

DC Input Voltage^[1]..... -0.5V to $\text{V}_{\text{CC}} + 0.5\text{V}$

Output Current into Outputs (LOW)..... 20 mA

Static Discharge Voltage..... >900V
(per MIL-STD-883, Method 3015)

Latch-Up Current..... >200 mA

Operating Range

Range	Ambient Temperature ^[2]	V_{CC}
Commercial	0°C to $+70^{\circ}\text{C}$	$5\text{V} \pm 10\%$




Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	-12		-15		Unit
			Min.	Max.	Min.	Max.	
V_{OH}	Output HIGH Voltage	$\text{V}_{\text{CC}} = \text{Min.}$, $\text{I}_{\text{OH}} = -4.0\text{ mA}$	2.4		2.4		V
V_{OL}	Output LOW Voltage	$\text{V}_{\text{CC}} = \text{Min.}$, $\text{I}_{\text{OL}} = 8.0\text{ mA}$		0.4		0.4	V
V_{IH}	Input HIGH Voltage		2.2	$\text{V}_{\text{CC}} + 0.3\text{V}$	2.2	$\text{V}_{\text{CC}} + 0.3\text{V}$	V
V_{IL}	Input LOW Voltage ^[1]		-0.5	0.8	-0.5	0.8	V
I_{IX}	Input Leakage Current	$\text{GND} \leq \text{V}_i \leq \text{V}_{\text{CC}}$	-5	+5	-5	+5	μA
I_{OZ}	Output Leakage Current	$\text{GND} \leq \text{V}_o \leq \text{V}_{\text{CC}}$, Output Disabled	-5	+5	-5	+5	μA
I_{CC}	V_{CC} Operating Supply Current	$\text{V}_{\text{CC}} = \text{Max.}$, $\text{I}_{\text{OUT}} = 0\text{ mA}$, $f = f_{\text{MAX}} = 1/t_{\text{RC}}$		155		145	mA
I_{SB1}	Automatic $\overline{\text{CE}}$ Power-Down Current—TTL Inputs	Max. V_{CC} , $\overline{\text{CE}} \geq \text{V}_{\text{IH}}$, $\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}}$ or $\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}$, $f = f_{\text{MAX}}$		30		30	mA
I_{SB2}	Automatic $\overline{\text{CE}}$ Power-Down Current—CMOS Inputs	Max. V_{CC} , $\overline{\text{CE}} \geq \text{V}_{\text{CC}} - 0.3\text{V}$, $\text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V}$ or $\text{V}_{\text{IN}} \leq 0.3\text{V}$, $f = 0$		10		10	mA

Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	$T_A = 25^{\circ}\text{C}$, $f = 1\text{ MHz}$,	8	pF
C_{OUT}	Output Capacitance	$\text{V}_{\text{CC}} = 5.0\text{V}$	10	pF

AC Test Loads and Waveforms^[4]



Notes:

1. Minimum voltage is equal to -2.0V for pulse durations of less than 20 ns.
2. T_A is the case temperature.
3. Tested initially and after any design or process changes that may affect these parameters.
4. $t_r = \leq 3\text{ ns}$ for the -12 and -15 speeds. $t_r = \leq 5\text{ ns}$ for the -20 and slower speeds.

Switching Characteristics Over the Operating Range^[5]


Parameter	Description	-12		-15		Unit
		Min.	Max.	Min.	Max.	
Read Cycle						
t _{RC}	Read Cycle Time	12		15		ns
t _{AA}	Address to Data Valid		12		15	ns
t _{OHA}	Output Hold from Address Change	3		3		ns
t _{ACE}	CE LOW to Data Valid		12		15	ns
t _{LZCE}	CE LOW to Low Z ^[6]	3		3		ns
t _{HZCE}	CE HIGH to High Z ^[6,7]		5		7	ns
t _{PU}	CE LOW to Power-Up	0		0		ns
t _{PD}	CE HIGH to Power-Down		12		15	ns
Write Cycle^[8]						
t _{WC}	Write Cycle Time	12		15		ns
t _{SCE}	CE LOW to Write End	9		10		ns
t _{AW}	Address Set-Up to Write End	9		10		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	8		9		ns
t _{SD}	Data Set-Up to Write End	8		9		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[6]	3		3		ns
t _{HZWE}	WE LOW to High Z ^[6,7]		7		7	ns

Notes:


5. Test conditions assume signal transition time of 3 ns or less for -12 and -15 speeds, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{O_L}/I_{O_H} and 30-pF load capacitance.
6. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZWE} is less than t_{LZWE} for any given device. These parameters are guaranteed by design and not 100% tested.
7. t_{HZCE} and t_{HZWE} are specified with C_L = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
8. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

Switching Waveforms


Read Cycle No. 1^[9, 10]



Read Cycle No. 2^[9, 11]




Write Cycle No. 1 (\overline{WE} Controlled)^[8]



Notes:










- 9. WE is HIGH for read cycle.
- 10. Device is continuously selected, $\overline{CE} = V_{IL}$.
- 11. Address valid prior to or coincident with \overline{CE} transition LOW.

Switching Waveforms (continued)

 Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled)^[8, 12]

Note:

 12. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high-impedance state.

Typical DC and AC Characteristics



Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
12	CY7C192-12VC	51-85031	28-Lead Molded SOJ	Commercial
15	CY7C192-15VC			

Package Diagram

28-Lead (300-Mil) Molded SOJ (51-85031)

NOTE :

1. JEDEC STD REF MO088
 2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH
MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.006 in (0.152 mm) PER SIDE
 3. DIMENSIONS IN INCHES
- | | | |
|------|--|------|
| MIN. | | MAX. |
|------|--|------|



51-85031-*C

All products and company names mentioned in this document may be the trademarks of their respective holders.

Document History Page

Document Title: CY7C192 64K x 4 Static RAM with Separate I/O Document Number: 38-05047				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	107149	09/10/01	SZV	Change Spec number from: 38-00076 to 38-05047
*A	359716	See ECN	AJU	Changed Static Discharge Voltage limit in the Maximum Ratings section (page 2) from 2001V to 900V Removed references to CY7C191
*B	419549	See ECN	AJU	Added Pb-free parts to the Ordering Information table and replaced the Package Name column with Package Diagram
*C	492500	See ECN	NXR	Removed 20 ns and 25 ns speed bins Changed the Low active power from 220 mW to 55 mW Changed the description of I_{IX} from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Removed I_{OS} parameter from DC Electrical Characteristics table Removed 28-Lead (300-Mil) PDIP package from product offering Updated Ordering Information table