


## 8A, 500V, 0.85Ω, N-CHANNEL POWER MOSFET

### ■ DESCRIPTION

The N-Channel enhancement mode silicon gate power MOSFET is designed for high voltage, high speed power switching applications such as switching regulators, switching converters, solenoid, motor drivers, relay drivers.


### ■ FEATURES

- \* 8A, 500V, Low  $R_{DS(ON)}$ (0.85Ω)
- \* Single Pulse Avalanche Energy Rated
- \* Rugged - SOA is Power Dissipation Limited
- \* Fast Switching Speeds
- \* Linear Transfer Characteristics
- \* High Input Impedance



\*Pb-free plating product number: UF840L


### ■ SYMBOL



### ■ ORDERING INFORMATION

Order Number		Package	Pin Assignment			Packing
Normal	Lead Free Plating		1	2	3	
UF840-TA3-T	UF840L-TA3-T	TO-220	G	D	S	Tube
UF840-TF3-T	UF840L-TF3-T	TO-220F	G	D	S	Tube

Note: Pin Assignment: G: GATE D: DRAIN S: SOURCE

UF840L-TA3-T 	(1)Packing Type (2)Package Type (3)Lead Plating	(1) T: Tube (2) TA3: TO-220, TF3: TO-220F (3) L: Lead Free Plating, Blank: Pb/Sn
---	---	--

**■ ABSOLUTE MAXIMUM RATINGS** ( $T_a = 25^\circ C$ , unless Otherwise Specified.)

PARAMETER	SYMBOL	RATINGS	UNIT
Drain to Source Voltage ( $T_J = 25^\circ C \sim 125^\circ C$ )	$V_{DSS}$	500	V
Drain to Gate Voltage ( $R_{GS} = 20k\Omega$ , $T_J = 25^\circ C \sim 125^\circ C$ )	$V_{DGR}$	500	V
Gate to Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current	Continuous	$I_D$	8.0 A
	$T_c = 100^\circ C$		5.1 A
	Pulsed	$I_{DM}$	32 A
Total Power Dissipation ( $T_a = 25^\circ C$ )	$P_D$	125 W	
Derating above $25^\circ C$		1.0 W/W	
Single Pulse Avalanche Energy Rating ( $V_{DD} = 50V$ , starting $T_J = 25^\circ C$ , $L = 14mH$ , $R_G = 25\Omega$ , peak $I_{AS} = 8A$ )	$E_{AS}$	510 mJ	
Operating Temperature Range	$T_{OPR}$	-55 ~ +150	
Storage Temperature Range	$T_{STG}$	-55 ~ +150	

Note: 1.Signified recommend operating range that indicates conditions for which the device is intended to be functional, but does not guarantee specific performance limits.

2.Absolute maximum ratings indicate limits beyond which damage to the device may occur.

**■ THERMAL DATA**

PARAMETER	SYMBOL	RATINGS	UNIT
Thermal Resistance Junction-Ambient	$\theta_{JA}$	62.5	/W
Thermal Resistance Junction-Case	$\theta_{JC}$	1.0	

**■ ELECTRICAL SPECIFICATIONS** ( $T_a = 25^\circ C$ , unless Otherwise Specified.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Drain to Source Breakdown Voltage	$BV_{DSS}$	$I_D = 250\mu A$ , $V_{GS} = 0V$ (Figure 16)	500			V
Gate to Threshold Voltage	$V_{GS(THR)}$	$V_{GS} = V_{DS}$ , $I_D = 250\mu A$	2		4	V
On-State Drain Current (Note 1)	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times R_{DS(ON)MAX}$ , $V_{GS} = 10V$	8			A
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = \text{Rated } BV_{DSS}$ , $V_{GS} = 0V$ $V_{DS} = 0.8 \times \text{Rated } BV_{DSS}$ , $V_{GS} = 0V$ , $T_J = 125^\circ C$		25	$\mu A$	
Gate to Source Leakage Current	$I_{GS}$	$V_{GS} = \pm 20V$			$\pm 100$	nA
Drain to Source On Resistance (Note 1)	$R_{DS(ON)}$	$I_D = 4.4A$ , $V_{GS} = 10V$ (Figure 14, 15)		0.8	0.85	$\Omega$
Forward Transconductance (Note 1)	$g_{FS}$	$V_{DS} \geq 50V$ , $I_D = 4.4A$ (Figure 18)	4.9	7.4		S
Turn-On Delay Time	$t_{DLY(ON)}$	$V_{DD} = 250V$ , $I_D \approx 8A$ , $R_G = 9.1\Omega$ , $R_L = 30\Omega$ (Note 2)		15	21	ns
Rise Time	$t_R$			21	35	ns
Turn-Off Delay Time	$t_{DLY(OFF)}$			50	74	ns
Fall Time	$t_F$			20	30	ns
Total Gate Charge	$Q_{G(TOT)}$	$V_{GS} = 10V$ , $I_D = 8A$ , $V_{DS} = 0.8 \times \text{Rated } BV_{DSS}$ $I_{G(REF)} = 1.5mA$ (Figure 20) (Note 3)		42	63	nC
Gate to Source Charge	$Q_{GS}$			7		nC
Gate to Drain "Miller" Charge	$Q_{GD}$			22		nC
Input Capacitance	$C_{ISS}$	$V_{DS} = 25V$ , $V_{GS} = 0V$ , $f = 1.0MHz$ (Figure 17)		1225		pF
Output Capacitance	$C_{OSS}$			200		pF
Reverse - Transfer Capacitance	$C_{RSS}$			85		pF

NOTE : 1. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .


2. MOSFET Switching Times are Essentially Independent of Operating Temperature.

3. Gate Charge is Essentially Independent of Operating Temperature.

### ■ INTERNAL PACKAGE INDUCTANCE

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Internal Drain Inductance Measured from the contact screw on tab to center of die Measured from the drain lead(6mm from package) to center of die	$L_D$		3.5 4.5		nH nH
Internal Source Inductance Measured from the source lead(6mm from header) to source bond pad	$L_S$		7.5		nH

**Remark:** Modified MOSFET symbol showing the internal devices inductances as below.




### ■ SOURCE TO DRAIN DIODE SPECIFICATIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Source to Drain Diode Voltage (Note 1)	$V_{SD}$	$T_J = 25^\circ C$ , $I_{SD} = 8.0A$ , $V_{GS} = 0V$ (Figure 19)			2	V
Continuous Source to Drain Current	$I_{SD}$	Note 2			8	A
Pulse Source to Drain Current	$I_{SDM}$				32	A
Reverse Recovery Time	$t_{RR}$	$T_J = 25^\circ C$ , $I_{SD} = 8.0A$ , $dI_{SD}/dt = 100A/\mu s$	210	475	970	ns
Reverse Recovery Charge	$Q_{RR}$	$T_J = 25^\circ C$ , $I_{SD} = 8.0A$ , $dI_{SD}/dt = 100A/\mu s$	2	4.6	8.2	$\mu C$

NOTE : 1. Pulse Test: Pulse width $\leq 300\mu s$ , Duty Cycle $\leq 2\%$ .

2. Modified MOSFET symbol showing the integral reverse P-N junction diode as below.



■ TEST CIRCUITS AND WAVEFORMS




FIGURE 1. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 2. UNCLAMPED ENERGY WAVEFORMS




FIGURE 3. SWITCHING TIME TEST CIRCUIT

■ TEST CIRCUITS AND WAVEFORMS (Cont.)




FIGURE 4. RESISTIVE SWITCHING WAVEFORMS




FIGURE 5. GATE CHARGE TEST CIRCUIT




FIGURE 6. GATE CHARGE WAVEFORMS

## ■ TYPICAL CHARACTERISTICS

Figure 7. Normalized Power Dissipation vs. Case Temperature




Figure 8. Maximum Continuous Drain Current vs. Case Temperature




Figure 9. Normalized Maximum Transient Thermal Impedance




Figure 10. Forward Bias Safe Operating Area




Figure 11. Output Characteristics





Figure 12. Saturation Characteristics



## ■ TYPICAL CHARACTERISTICS(Cont.)

Figure 13. Transfer Characteristics




Figure 14. Drain to Source on Resistance vs. Voltage and Drain Current




Figure 15. Normalized Drain to Source on Resistance vs. Junction Temperature




Figure 16. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 17. Capacitance vs. Drain to Source Voltage





Figure 18. Transconductance vs. Drain Current



## ■ TYPICAL CHARACTERISTICS(Cont.)

Figure 19. Source to Drain DIODE Voltage





Figure 20. Gate to Source Voltage vs. Gate Charge



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.