3

# **MOTOROLA** ■ SEMICONDUCTOR I TECHNICAL DATA

# Designer's Data Sheet

# **Power Field Effect Transistor**

# **P-Channel Enhancement-Mode** Silicon Gate


This TMOS Power FET is designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data IDSS, VDS(on), VGS(th) and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



# **MTP7P06**

TMOS POWER FET **7 AMPERES** R<sub>DS(on)</sub> = 0.6 OHM 60 VOLTS




#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Drain-Source Voltae	VDSS	60	Vdc
Drain-Gate Voltage (R <sub>GS</sub> = 1 MΩ)	V <sub>DGR</sub>	60	Vdc
Gate-Source Voltage — Continuous — Non-repetitive (t <sub>p</sub> ≤ 50 μs)	V <sub>GS</sub> V <sub>GSM</sub>	± 20 ± 40	Vdc Vpk
Drain Current Continuous Pulsed	I <sub>D</sub>	7 21	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	PD	75 0.6	Watts W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-65 to 150	°C

### **THERMAL CHARACTERISTICS**

Thermal Resistance				°C/W
Junction to Case		R <sub>ØJC</sub>	1.67	
Junction to Ambient	TO-220	R <sub>OJA</sub>	62.5	
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds		TL	260	ာ့



Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

PAE D

## **ELECTRICAL CHARACTERISTICS** (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS			<b>`</b>		
Drain-Source Breakdown Voltage (VGS = 0, ID = 0.25 mA)		V <sub>(BR)</sub> DSS	60	_	Vdc
Zero Gate Voltage Drain Current (VDS = Rated VDSS, VGS = 0) (VDS = Rated VDSS, VGS = 0, TJ = 125°C)		IDSS		10 100	μAdc
Gate-Body Leakage Current, Forward (VGSF = 20 Vdc, VDS = 0)		IGSSF		100	nAdc
Gate-Body Leakage Current, Reverse (V <sub>GSR</sub> = 20 Vdc, V <sub>DS</sub> = 0)		IGSSR	_	100	nAdc
ON CHARACTERISTICS*					
Gate Threshold Voltage ( $V_{DS} = V_{GS}$ , $I_{D} = 1$ mA) $T_{J} = 100^{\circ}$ C		VGS(th)	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance (VGS = 10 Vdc, ID = 3.5 Adc)		R <sub>DS(on)</sub>		0.6	Ohm
Drain-Source On-Voltage (VGS = 10 (ID = 7 Adc) (ID = 3.5 Adc, TJ = 100°C)	V)	V <sub>DS(on)</sub>	_	4.2 4	Vdc
Forward Transconductance (V <sub>DS</sub> =	15 V, I <sub>D</sub> = 3.5 A)	9FS	1.5	_	mhos
DYNAMIC CHARACTERISTICS					
Input Capacitance	(V <sub>DS</sub> = 25 V, V <sub>GS</sub> = 0,	C <sub>iss</sub>	_	700	pF
Output Capacitance	f = 1 MHz) See Figure 11	Coss	_	400	
Reverse Transfer Capacitance		C <sub>rss</sub>		150	
SWITCHING CHARACTERISTICS* (TJ =	= 100°C)				
Turn-On Delay Time	(V <sub>DD</sub> = 25 V, I <sub>D</sub> = 0.5 Rated I <sub>D</sub> R <sub>gen</sub> = 50 ohms) See Figures 9, 13 and 14	<sup>t</sup> d(on)	_	40	пѕ
Rise Time		t <sub>r</sub>		120	-
Turn-Off Delay Time		td(off)		80	
Fall Time		tf	_	70	
Total Gate Charge	(V <sub>DS</sub> = 0.8 Rated V <sub>DSS</sub> , I <sub>D</sub> = Rated I <sub>D</sub> , V <sub>GS</sub> = 10 V)	Og	12 (Typ)	16	nC
Gate-Source Charge		Ogs	7 (Typ)		_
Gate-Drain Charge	See Figure 12	$a_{gd}$	5 (Typ)		
SOURCE DRAIN DIODE CHARACTERIS	TICS*				
Forward On-Voltage	(I <sub>S</sub> = Rated I <sub>D</sub> V <sub>GS</sub> = 0)	V <sub>SD</sub>	1.8 (Typ)	2.5	Vdc
Forward Turn-On Time		ton	Limited	by stray inductance	
Reverse Recovery Time		t <sub>rr</sub>	325 (Typ)		ns
NTERNAL PACKAGE INDUCTANCE (T	0-220}				
Internal Drain Inductance (Measured from contact screw on (Measured from the drain lead 0.2		L <sub>d</sub>	3.5 (Typ) 4.5 (Typ)	_	nΗ
Internal Source Inductance (Measured from the source lead 0.25" from package to center of pad)		L <sub>S</sub>	7.5 (Typ)		

<sup>\*</sup>Pulse Test\* Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%.

PRE D

3

## TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation
With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

#### SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

#### FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-tosource voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

**SWITCHING SAFE OPERATING AREA** 

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:




Figure 9. Resistive Switching Time Variation versus Gate Resistance





Figure 10. Thermal Response

3

## TYPICAL CHARACTERISTICS



V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (VOLTS)  $T_J = 25^{\circ}C$ I<sub>D</sub> = 7 A RATED VDS 16 Qg, TOTAL GATE CHARGE (nC)

Figure 12. Capacitance Variation

Figure 13. Gate Charge versus Gate-To-Source Voltage

### **RESISTIVE SWITCHING**




Figure 14. Switching Test Circuit




Figure 15. Switching Waveforms