

275V, 64-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs

Ordering Information

Device	Recommended Operating V_{PP} Max	Package Options
		80-Lead Quad Plastic Gullwing
HV3527	275V	HV3527P

Features

- HVC-MOS® technology
- Output voltages up to 275V
- Low power level shifting
- Shift register speed: 6MHz ($V_{DD} = 5V$)
- Latched data output
- Output polarity and blanking
- CMOS-compatible inputs
- Forward and reverse shifting options

General Description

(Not recommended for new designs. Please use HV507 with improved performance.)

The HV35 is a low voltage serial to high voltage parallel converter with push-pull outputs. This device has been designed for use as a printer driver for electrostatic applications. It can also be used in any application requiring multiple output high voltage, low current sourcing and sinking capabilities.

The device consists of a 64-bit shift register, 64 latches, and control logic to perform the polarity select and blanking of the outputs. A DIR pin controls the direction of data shift through the device. With DIR grounded, D_{IOA} is Data-In and D_{IOB} is Data-Out; data is shifted from HV_{OUT64} to HV_{OUT1} . When DIR is at logic high, D_{IOB} is Data-In and D_{IOA} is Data-Out: data is then shifted from HV_{OUT1} to HV_{OUT64} . Data is shifted through the shift register on the low to high transition of the clock. Data output buffers are provided for cascading devices. Operation of the shift register is not affected by the \overline{LE} (latch enable), \overline{BL} (blanking), or the POL (polarity) inputs. Transfer of data from the shift register to the latch occurs when the \overline{LE} (latch enable) is high. The data in the latch is stored during \overline{LE} transition from high to low.

A bias pin is used to ensure that the device operates at full V_{PP} voltage.

Absolute Maximum Ratings¹

Supply voltage, V_{DD}	-0.5V to +6V
Supply voltage, V_{PP}	V_{DD} to 300V
Logic input levels	-0.5V to V_{DD} +0.5V
Ground current ²	1.5A
High voltage supply current ²	1.3A
Continuous total power dissipation ³	1200mW
Operating temperature range	0°C to +70°C
Storage temperature range	-65°C to +150°C

Notes:

1. All voltages are referenced to GND.
2. Connection to all power and ground pads is required. Duty cycle is limited by the total power dissipated in the package.
3. For operation above 25°C ambient derate linearly to 85°C at 15mW/°C.

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics

Symbol	Parameter		Min	Typ	Max	Units	Conditions
I _{DD}	V _{DD} Supply Current				25	mA	f _{CLK} = 6MHz, f _{DATA} = 3MHz LE = LOW
I _{DDQ}	Quiescent V _{DD} Supply Current				200	μA	All V _{IN} = 0V or V _{DD}
I _{PP}	High Voltage Supply Current				0.50	mA	V _{PP} = 275V All outputs high
					0.50	mA	V _{PP} = 275V All outputs low
I _{IH}	High-Level Logic Input Current				10	μA	V _{IH} = V _{DD}
I _{IL}	Low-Level Logic Input Current				-10	μA	V _{IL} = 0V
V _{OH}	High-Level Output	HV _{OUT}	200			V	V _{PP} = 275V, IHV _{OUT} = -1mA
		Data Out	V _{DD} -1V			V	ID _{OUT} = -100μA
V _{OL}	Low-Level Output	HV _{OUT}			10	V	IHV _{OUT} = 1mA, V _{DD} = 5V
		Data Out			1.0	V	ID _{OUT} = 100μA
V _{OC}	HV _{OUT} Clamp Voltage				V _{PP} +1.5	V	I _{OL} = +5mA
					-1.5	V	I _{OL} = -5mA

AC Characteristics^{1,2} (For V_{DD} = 5V; V_{PP} = 275V, T_A = 25°C)

Symbol	Parameter		Min	Typ	Max	Units	Conditions
f _{CLK}	Clock Frequency				6	MHz	
t _W	Clock Width High and Low	High	83			ns	
t _{SU}	Data Setup Time Before Clock Rises		35			ns	
t _H	Data Hold Time After Clock Rises		30			ns	
t _{WLE}	Width of Latch Enable Pulse		80			ns	
t _{DLE}	LE Delay Time Rising Edge of Clock		35			ns	
t _{SLE}	LE Setup Time Before Rising Edge of Clock		40			ns	
t _{ON} , t _{OFF}	Time from Latch Enable to HV _{OUT}				1.5	μs	C _L = 20pF
t _{DHL}	Delay Time Clock to Data High to Low				110	ns	C _L = 20pF
t _{DLH}	Delay Time Clock to Data Low to High				160	ns	C _L = 20pF
t _r , t _f	All Logic Inputs				5	ns	

Notes:

- Shift register speed can be as low as DC as long as Data Set-up and Hold Time meet the spec.
- AC Characteristics are guaranteed only under V_{DD} = 5V.

Recommended Operating Conditions

Symbol	Parameter		Min	Typ	Max	Units	
V _{DD}	Logic supply voltage			4.5	5.0	5.5	V
V _{PP}	High voltage supply			60		275	V
V _{IH}	High-level input voltage			V _{DD} -0.9		V _{DD}	V
V _{IL}	Low-level input voltage			0		0.9	V
T _A	Operating free-air temperature			0		+70	°C


Notes:

Power-up sequence should be the following:


- Connect ground.
- Apply V_{DD}.
- Set all inputs (Data, CLK, Enable, etc.) to a known state.
- Apply V_{PP}.

Power-down sequence should be the reverse of the above.


Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

Function	Inputs						Outputs		
	Data	CLK	\overline{LE}	\overline{BL}	\overline{POL}	DIR	Shift Reg 1 2...64	HV Outputs 1 2...64	Data Out
All on	X	X	X	L	L	X	* * ... *	H H...H	*
All off	X	X	X	L	H	X	* * ... *	L L...L	*
Invert mode	X	X	L	H	L	X	* * ... *	\overline{L} $\overline{L}...L$	*
Load S/R	H or L	\uparrow	L	H	H	X	H or L * ... *	* * ... *	*
Load/Store Data in Latches	X	X	\downarrow	H	H	X	* * ... *	* * ... *	*
Transparent Latch mode	X	X	\downarrow	H	L	X	* * ... *	\overline{L} $\overline{L}...L$	*
	L	\uparrow	H	H	H	X	L * ... *	L * ... *	*
I/O Relation	H	\uparrow	H	H	H	X	H * ... *	H * ... *	*
	D_{IOA}	\uparrow	X	X	X	L	$Q_n \rightarrow Q_{n-1}$	—	D_{IOB}
D_{IOB}	D_{IOB}	\uparrow	X	X	X	H	$Q_n \rightarrow Q_{n+1}$	—	D_{IOA}


Notes:

H = high level, L = low level, X = irrelevant, \uparrow = low-to-high transition, \downarrow = high-to-low transition.

* = dependent on previous stage's state before the last CLK or last \overline{LE} high.

V_{BIAS} Table

V_{BIAS} Voltage	V_{PP} Operating Voltage
$V_{BIAS} = 0V$ or V_{PP}	$V_{PP} = 200V$
$V_{BIAS} = \frac{V_{PP}}{2} V$	$V_{PP} = 275V$




V_{PP} can be used with a voltage divider to get V_{BIAS} or a separate voltage supply can be used for V_{BIAS} .

Pin Configurations

Pin	Function	Pin	Function
1	HV _{OUT} 41/24	41	HV _{OUT} 1/64
2	HV _{OUT} 42/23	42	HV _{OUT} 2/63
3	HV _{OUT} 43/22	43	HV _{OUT} 3/62
4	HV _{OUT} 44/21	44	HV _{OUT} 4/61
5	HV _{OUT} 45/20	45	HV _{OUT} 5/60
6	HV _{OUT} 46/19	46	HV _{OUT} 6/59
7	HV _{OUT} 47/18	47	HV _{OUT} 7/58
8	HV _{OUT} 48/17	48	HV _{OUT} 8/57
9	HV _{OUT} 49/16	49	HV _{OUT} 9/56
10	HV _{OUT} 50/15	50	HV _{OUT} 10/55
11	HV _{OUT} 51/14	51	HV _{OUT} 11/54
12	HV _{OUT} 52/13	52	HV _{OUT} 12/53
13	HV _{OUT} 53/12	53	HV _{OUT} 13/52
14	HV _{OUT} 54/11	54	HV _{OUT} 14/51
15	HV _{OUT} 55/10	55	HV _{OUT} 15/50
16	HV _{OUT} 56/9	56	HV _{OUT} 16/49
17	HV _{OUT} 57/8	57	HV _{OUT} 17/48
18	HV _{OUT} 58/7	58	HV _{OUT} 18/47
19	HV _{OUT} 59/6	59	HV _{OUT} 19/46
20	HV _{OUT} 60/5	60	HV _{OUT} 20/45
21	HV _{OUT} 61/4	61	HV _{OUT} 21/44
22	HV _{OUT} 62/3	62	HV _{OUT} 22/43
23	HV _{OUT} 63/2	63	HV _{OUT} 23/42
24	HV _{OUT} 64/1	64	HV _{OUT} 24/41
25	V _{PP}	65	HV _{OUT} 25/40
26	D _{IOA}	66	HV _{OUT} 26/39
27	N/C	67	HV _{OUT} 27/38
28	N/C	68	HV _{OUT} 28/37
29	BL	69	HV _{OUT} 29/36
30	POL	70	HV _{OUT} 30/35
31	V _{DD}	71	HV _{OUT} 31/34
32	DIR	72	HV _{OUT} 32/33
33	V _{BIAZ}	73	HV _{OUT} 33/32
34	GND	74	HV _{OUT} 34/31
35	N/C	75	HV _{OUT} 35/30
36	N/C	76	HV _{OUT} 36/29
37	CLK	77	HV _{OUT} 37/28
38	LE	78	HV _{OUT} 38/27
39	D _{IOB}	79	HV _{OUT} 39/26
40	V _{PP}	80	HV _{OUT} 40/25

Package Outline



Note:

Pin designation for DIR = H/L

Example: for DIR = H, Pin 1 is HV_{OUT}41
for DIR = L, Pin 1 is HV_{OUT}24