

# **HM-6501**

## 256 x 4 CMOS RAM

#### JULY 1978

#### Features

- DATA RETENTION VOLTAGE . . . . . . . . . . . . . . . . 2.0 VOLTS MIN-
- TTL COMPATIBLE IN/OUT
- HIGH OUTPUT DRIVE 2 TTL LOADS
- HIGH NOISE IMMUNITY
- THREE STATE OUTPUTS
- ON CHIP ADDRESS REGISTERS
- **EASY MICROPROCESSOR INTERFACING**
- LATCHED OUTPUTS
- MILITARY AND INDUSTRIAL TEMPERATURE RANGES


## Description

The HM-6501 is a 256 by 4 static CMOS RAM fabricated using selfaligned silicon gate technology. Synchronous circuit design techniques are employed to achieve high performance and low power operation.

On chip latches are provided for address and data outputs allowing efficient interfacing with microprocessor systems. The data output buffers can be forced to a high impedance state for use in expanded memory arravs.

The HM-6501 is a fully static RAM and may be maintained in any state for an indefinite period of time. Data retention supply voltage and supply current are guaranteed over temperature.

## Pinout




A - ADDRESS INPUT W-WRITE ENABLE


S - CHIP SELECT D - DATA INPUT Q - DATA OUTPUT

G - OUTPUT ENABLE

# Logic Symbol



# Functional Diagram



### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage -VCC

+8.0V

Applied Input or Output Voltage

GND -0.3V

VCC +0.3V

Storage Temperature

-65°C to +150°C

#### **OPERATING RANGE**

Operating Supply Voltage -VCC

Military (-2)

4.5V to 5.5V 4.5V to 5.5V

Industrial (-9)

Operating Temperature

Military (-2)

-55°C to +125°C

Industrial (-9)

-40°C to +85°C

#### **ELECTRICAL CHARACTERISTICS**


D.C.

A.C.

		OPERA	k VCC = ATING NGE		P. = 25 CC = 5.			TEST	
SYMBOL	PARAMETER	MIN	MAX	MIN	TYP	MAX	UNITS	CONDITIONS	
ICCSB	Standby Supply Current	·	10 1(+25°C)		0.1	1	μΑ	IO = 0 VI = VCC or GND	
ICCOP	Operating Supply Current ②		4		1.5	2.5	mA	f = 1MHz, IO = 0 VI = VCC or GND	
ICCDR	Data Retention Supply Current		10		0.01	- 1	μΑ	VCC = 3.0, IO = 0 VI = VCC or GND	
VCCDR	Data Retention Supply Voltage	2.0		2.0	1.4		v		
0	Input Leakage Current	-1.0	+1.0	-0.5	0.0	+0.5	μΑ	GND ≼ VI ≼ VCC	
ıoz	Output Leakage Current	-1.0	+1.0	-0.5	0.0	+0.5	μΑ	GND	
VIL	Input Low Voltage	-0.3	0.8	-0.3	2.0	1.5	ľv		
VIH	Input High Voltage	VCC -2.0	VCC +0.3	2.5	2.0	5.3	v		
VOL	Output Low Voltage		0.4		0.2	0.35	∀	IOL = 3.2mA	
VOH	Output High Voltage	2.4		3.0	4.5	ŀ	v	IOH = -0.4mA	
СІ	Input Capacitance ③		6		4	6	pF	VI = VCC or GND f = 1MHz	
со	Output Capacitance ③		10		6	10	рF	VO = VCC or GND f = 1MHz	
TELQV	Chip Enable Access Time		220	1	120	170	ns	4)	
TAVQV	Address Access Time		220		110	170	ns	) Ă	
TSHQX	Chip Select Output Enable Time		130		50	90	ns	<b>4</b>	
TGLQX	Output Enable Output Enable Time		130		50	90	ns	<b>4</b>	
TSLQZ	Chip Select Output Disable Time		130		50	90	ns	• •	
TGHQZ	Output Enable Output Disable Time		130		50	90	ns	. ④	
TELEH	Chip Enable Pulse Negative Width	220	A	170	120		ns	<b>@</b>	
TEHEL	Chip Enable Pulse Positive Width	100		70	50		ns	<b>④</b>	
TAVEL	Address Setup Time	0		0	-10		ns	<b>(4)</b>	
TELAX	Address Hold Time	40		30	20		ns	<u>@</u>	
TDVWH	Data Setup Time	100		80	50		ns	<b>4</b>	
TWHDX	Data Hold Time	0		0	-10	1	ns	<u> </u>	
TWLSL	Chip Select Write Pulse Setup Time	120		100	60		ns	9	
TWLEH	Chip Enable Write Pulse Setup Time Chip Select Write Pulse Hold Time	120 120		100	60 60	:	ns	<b>9</b>	
TELWH	Chip Select Write Pulse Hold Time  Chip Enable Write Pulse Hold Time	120		100	60		ns ns	•	
TWLWH	Write Enable Pulse Width	120		100	60		ns ns	<b>9</b>	
TELEL	Read or Write Cycle Time	320		240	170		ns	<b>୬୭୭୭୭୭୭୭୭୭୭୭୭୭୭୭୭୭୭୭୭</b>	
				1	L	L			

NOTES:

- 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information not guaranteed.
- 2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP = 1.5mA/MHz.
- 3. Capacitance sampled and guaranteed not 100% tested.
- AC Test Conditions: Inputs TRISE = TFALL = 20nsec; Outputs 1 TTL load and 50pF. All timing measurements at 1/2 VCC.



**TRUTH TABLE** 

TIME	1		INF	יטי	rs		OUTPUT						
REFERENCE	Ē	s	Ğ	w	Α	D	a	FUNCTION					
-1	н	L	н	×	×	×	z	MEMORY DISABLED					
0	Iح	L	н	н	v	х	z	CYCLE BEGINS, ADDRESSES ARE LATCHED					
1	ال	н	L	Н	lх	×	×	OUTPUT ENABLED					
2	۱L	н	L	н	x	×	l v	OUTPUT VALID .					
3	10	н	L	н	lχ	x	l v	OUTPUT LATCHED					
4	Ιн	L	н	x	lχ	х	z	DEVICE DISABLED, PREPARE FOR NEXT CYCLE (SAME AS -1)					
5	١÷.	Ĺ	н			×	z	CYCLE ENDS, NEXT CYCLE BEGINS (SAME AS 0)					


The read cycle is initiated by the falling edge of  $\overline{E}$ . This signal latches the input address word into on chip registers providing that minimum address setup and hold times are met. After the required hold time, the address inputs may change state without affecting device operation. For the output to be read,  $\overline{G}$  and  $\overline{E}$  must be low;  $\overline{W}$  and S must be high. The output data will be valid at accesss time (TELQV) or at one output enable time (TSHQX or TGLQX), whichever is the latter occuring signal.

S and  $\overline{G}$  are complementary signals which simplify the external logic required for decoding in expanded memory

arrays. Either or both of these signals may be used to disable the outputs when or-tying several memories in an array. The HM-6501 has output data latches that are controlled by  $\overline{E}$ .

When  $\overline{E}$  goes high the outputs are latched to contain the present data. The output buffers can be forced to a high impedance state by either  $\overline{G}$  or S but the latches will only unlatch on the falling edge of  $\overline{E}$ .

# Write Cycle



## **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage -VCC

+8.0V

Applied Input or Output Voltage

GND -0.3V VCC +0.3V

Storage Temperature

-65°C to +150°C

#### **OPERATING RANGE**

Operating Supply Voltage -VCC

Commercial

4.75V to 5.25V

Operating Temperature

Commercial

0°C to 75°C

## **ELECTRICAL CHARACTERISTICS**

		OPER	& VCC = ATING NGE		P. = 25 CC = 5.			TEST
SYMBOL	PARAMETER	MIN	MAX	MIN	TYP	MAX	UNITS	CONDITIONS
ICCSB	Standby Supply Current		100		10	100	μΑ	IO = 0 VI = VCC or GND
ICCOP	Operating Supply Current ②		4		1.5	2.5	mA	f = 1MHz, IO = 0 VI = VCC or GND
VCCDR	Data Retention Supply Voltage	2.0		2.0			V	
11	Input Leakage Current	-1.0	+1.0	-0.5	0.0	+0.5	μA	GND ≤ VI ≤ VCC
IOZ	Output Leakage Current	-1.0	+1.0	-0.5	0.0	+0.5	μΑ	GND   ✓ VO   ✓ VCC
VIL	Input Low Voltage	-0.3	0.8	-0.3	2.0	1.5	l v l	
VIH	Input High Voltage	VCC -2.0	VCC +0.3	2.5	2.0	5.3	l v l	
VOL	Output Low Voltage		0.4		0.2	0.35	l v l	IOL = 1.6mA
VOH	Output High Voltage	2.4		3.0	4.5		l v l	IOH = -0.2mA
СІ	Input Capacitance 3	·	6		4	6	рF	VI = VCC or GND f = 1MHz
со	Output Capacitance ③		10		6	10	pF	VO = VCC or GND f = 1MHz
TELQV	Chip Enable Access Time		350		200	300	ns	<u> </u>
TAVQV	Address Access Time		360		200	310	ns	Ä
TSHQX	Chip Select Output Enable Time		180		80	160	ns	Ä
TGLQX	Output Enable Output Enable Time		180		80	160	ns	Ä
TSLQZ	Chip Select Output Disable Time		180		80	160	ns	ă
TGHQZ	Output Enable Output Disable Time		180		80	160	ns	Ŏ
TELEH	Chip Enable Pulse Negative Width	350		300	200		ns	<b>(</b>
TEHEL	Chip Enable Pulse Positive Width	150		130	90		ns	<b>④</b>
TAVEL	Address Setup Time	10		10	0		ns	<b>4</b>
TELAX	Address Hold Time	70		50	40		ns	<b>④</b>
TDVWH	Data Setup Time	170		140	120		ns	<b>④</b>
TWHDX	Data Hold Time	0		0	-10		ns	<b>@</b>
TWLSL TWLEH	Chip Select Write Pulse Setup Time	210		170	150		ns	<b>@</b>
TSHWH	Chip Enable Write Pulse Setup Time Chip Select Write Pulse Hold Time	210		170	150		ns	<b>@</b>
TELWH	Chip Enable Write Pulse Hold Time	210 210		170	150		ns	(4)
TWLWH	Write Enable Pulse Width	∠10 ∠10		170	150		ns	4)
TELEL	Read or Write Cycle Time	500		170 430	150 290		ns ns	@@@@@@@@@@@@@@@@@@
		300		430	250	i	118	

NOTES:

D.C.

A.C.

- 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information not guaranteed.
- 2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP = 1.5mA/MHz.
- 3. Capacitance sampled and guaranteed not 100% tested.
- AC Test Conditions: Inputs TRISE = TFALL = 20nsec; Outputs 1 TTL load and 50pF. All timing measurements at 1/2 VCC.

## Specifications HM-6501-2/HM-6501-9

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage -VCC

+8.0V

Applied Input or Output Voltage

VCC +0.3V

**GND -0.3V** 

Storage Temperature -65°C to +150°C **OPERATING RANGE** 

Operating Supply Voltage -VCC

Military (-2) Industrial (-9) 4.5V to 5.5V 4.5V to 5.5V

Operating Temperature

Military (-2)

-55°C to +125°C -40°C to +85°C

Industrial (-9)

#### **ELECTRICAL CHARACTERISTICS**

		OPER	R VCC = ATING NGE		P. = 25 C = 5.	6°C① .0∨		TEST
SYMBOL	PARAMETER	MIN	МАХ	MIN	TYP	MAX	UNITS	CONDITIONS
ICCSB	Standby Supply Current		10 1(+25°C)		1.0	1	μА	IO = 0 VI = VCC or GND
ICCOP	Operating Supply Current @		4		1,5	2.5	mA	f = 1MHz, IO = 0 VI = VCC or GND
ICCDR	Data Retention Supply Current		10		0.1	1	μΑ	VCC = 3.0, IO = 0 V1 = VCC or GND
VCCDR	Data Retention Supply Voltage	2.0		2.0	1.4		v	
B	Input Leakage Current	-1.0	+1.0	-0.5	0.0	+0.5	μΑ	GND ≤ VI ≤ VCC
IOZ	Output Leakage Current	-1.0	+1.0	-0.5	0.0	+0.5	μΑ	GND € VO € VCC
VIL	Input Low Voltage	-0.3	0.8	-0.3	2.0	1.5	v	
VIH	Input High Voltage	VCC -2.0	VCC +0.3	2.5	2.0	5.3	l v	
VOL	Output Low Voltage	<b>!</b>	0.4		0.2	0.35	l· v	IOL = 3.2mA
VOH	Output High Voltage	2.4	2 3	3.0	4.5		l v i	IOH = -0.4mA
Ci	Input Capacitance ③		6		4	6	pF	VI = VCC or GND
со	Output Capacitance ③		10		6	10	pF	f = 1MHz VO = VCC or GND f = 1MHz
TELQV	Chip Enable Access Time		300		160	240	ns	•
TAVQV	Address Access Time		300		150	240	ns	) ä
TSHQX	Chip Select Output Enable Time		150		60	120	ns	ă
TGLQX	Output Enable Output Enable Time		150		60	120	ns	ă
TSLQZ	Chip Select Output Disable Time		150		60	120	ns	<b>4</b> )
TGHQZ	Output Enable Output Disable Time		150		60	120	ns	<b>4</b>
TELEH	Chip Enable Pulse Negative Width	300		240	160	· ·	ns	<b>(</b>
TEHEL	Chip Enable Pulse Positive Width	100		70	50		ns	<b>(</b>
TAVEL	Address Setup Time	0		0	-10	İ	ns	<b>④</b>
TELAX	Address Hold Time	50	,	40	30		ns	● ●
TDVWH	Data Setup Time	150		120	100		ns	●
TWHDX	Data Hold Time	0		0	-10		ns	<b>●</b>
TWLSL	Chip Select Write Pulse Setup Time	180		150	120		ns	●
TWLEH	Chip Enable Write Pulse Setup Time	180		150	120	1	ns	<b>(4)</b>
TSHWH	Chip Select Write Pulse Hold Time	180		150	120		ns	<b>(</b>
TELWH	Chip Enable Write Pulse Hold Time	180	1	150	120	İ	ns	(4)
TWLWH	Write Enable Pulse Width	180		150	120		ns	<b>©©©©©©©©©©©©©©©©©©©©©©©©©©©©©©©©©©©©©</b>
IELEL	Read or Write Cycle Time	400		310	210	<u> </u>	ns	(4)

A.C.

D.C.

- NOTES:
- 1. All devices tested at worst case limits. Room temp., 5 volt data provided for information not guaranteed.
- 2. Operating Supply Current (ICCOP) is proportional to Operating Frequency. Example: Typical ICCOP = 1.5mA/MHz.
- Capacitance sampled and guaranteed not 100% tested.
- AC Test Conditions: Inputs TRISE = TFALL = 20nsec; Outputs 1 TTL load and 50pF, All timing measurements at 1/2 VCC.

CMOS VCC

#### TRUTH TABLE

TIME				PUT			ООТРОТ	
REFERENCE	Ē	s	G	W	A	D	_ a _	FUNCTION
-1	н	L	х	×	×	×	SEE	MEMORY DISABLED
0	٦.	X	Х	×	v	×	NOTE	CYCLE BEGINS, ADDRESSES ARE LATCHED
1	L	Н	Х	飞	×	×		WRITE PERIOD BEGINS
2	L	н	×	5	×	V		DATA IN IS WRITTEN
3	1	×	Х	н	×	×		WRITE IS COMPLETED
4	н	L	X	×	×	x		PREPARE FOR NEXT CYCLE (SAME AS -1)
5	₹	. ×	×	×	v	×		CYCLE ENDS, NEXT CYCLE BEGINS (SAME AS 0)

NOTE: IF  $\overline{G}$  IS HIGH, THE OUTPUT WILL BE HIGH IMPEDANCE. IF  $\overline{G}$  IS LOW, THE INPUT DATA WILL PROPAGATE TO THE OUTPUT.

As in the read mode, the write cycle is initiated by the falling edge of  $\overline{E}$  which latches the addresses. The write portion of the cycle is defined as  $\overline{E}$  and  $\overline{W}$  being low simultaneously with S high. If the inputs and outputs are tied together,  $\overline{G}$  must be high. The write portion of the cycle is terminated on the first rising edge of  $\overline{E}$ ,  $\overline{W}$ , or the falling edge of S. Data setup and hold times must be referenced to the terminating signal.

If a series of consecutive write cycles are to be performed, the  $\overline{W}$  line may remain low until all desired locations have been written. When this method is used, data setup and hold times must be referenced to the rising edge of  $\overline{E}$  or to the falling edge of S, whichever occurs first. By positioning the  $\overline{W}$  pulse at different times within the  $\overline{E}$  low time (TELEH) various types of write cycles may be performed.

If the  $\overline{E}$  low time (TELEH) is greater than the  $\overline{W}$  pulse (TWLWH) plus an output enable time (TSHQX or TGLQX) a combination read-write cycle is executed. Data may be modified an indefinite number of times during any write cycle (TELEH).

The data inputs and data outputs may be tied together for use with a common I/O bus structure is the system control line  $\overline{G}$  ( $\overline{G}$  NOT) is NAND-ed with  $\overline{W}$  to produce the device  $\overline{G}$  signal. This will force the output buffers to a high impedance state during write operations so input data can be applied to the bus. A minimum delay of one output disable time must be allowed before applying input data to the bus. This will insure that the output buffers are not active.

## **Battery Backup Applications**

The HM-6501 is especially well suited for use in battery backup systems. Data retention supply voltage and supply current are guaranteed over the full temperature range.

When designing the backup system, the following suggestions should be considered:

- 1.) As RAM VCC drops, the input logical one voltages should follow so as not to exceed VCC +0.3. It is suggested to use CMOS drivers, operating at CMOS VCC, such as the HD-6495, HD-6432, and HD-6433. Anther approach is the use of open collector or open drain buffers pulled up to CMOS VCC.
- 2.) Ē must be held high at CMOS VCC and S must be held low at ground. W, G, address, and data inputs should be held at GND or CMOS VCC.
- 3.) When exiting from the battery backup mode, VCC should ramp without ring or discontinuities.
- 4.) The RAM can begin operation one TEHEL after VCC reaches the minimum operating voltage (4.5 or 4.75V).

A very simple battery backup system is shown in Figure 1. When system power is available, diode D1 is forward biased and supplies current to the CMOS devices. Upon loss of system power, diode D1 is reverse biased and only CMOS devices are consuming battery power. A disadvantage to this method is that CMOS VCC is one diode drop, .7V, below TTL VCC. There is a possibility that a TTL output signal could rise higher than CMOS VCC and cause possible latch problems. This possibility can be reduced by incorporating a system similar to that shown in Figure 2. Other alternatives include using a germanuin diode yielding a VF  $\approx$  .2V or adding diode D2 in the TTL supply and raising VCC to account for the drop. A PNP transistor is substituted for the diode in Figure 2. The saturation drop of the transistor, 0.2V, is less than the 0.7V drop of the diode giving more margin against latch-up. A power fail output signal is available to disable the chip enable circuitry. Open collector TTL with pullups to CMOS VCC or LS type TTL should be used as memory drivers. This will insure that the CMOS inputs are not floating during the backup period. When system power is restored, operation continues as normal and the NI-CAD battery pack is trickle charged through RC.

