

## **FDS6984AS**

# Dual Notebook Power Supply N-Channel PowerTrench® SyncFET<sup>™</sup> General Description Features

The FDS6984AS is designed to replace two single SO-8 MOSFETs and Schottky diode in synchronous DC:DC power supplies that provide various peripheral voltages for notebook computers and other battery powered electronic devices. FDS6984AS contains two unique 30V, N-channel, logic level, PowerTrench MOSFETs designed to maximize power conversion efficiency.

The high-side switch (Q1) is designed with specific emphasis on reducing switching losses while the low-side switch (Q2) is optimized to reduce conduction losses. Q2 also includes a patented combination of a MOSFET monolithically integrated with a Schottky diode.

• Q2: Optimized to minimize conduction losses Includes SyncFET Schottky diode


8.5A, 30V  $R_{DS(on)}$  max= 20 m $\Omega$  @  $V_{GS}$  = 10V


 $R_{DS(on)}$  max= 28 m $\Omega$  @  $V_{GS}$  = 4.5V

 Q1: Optimized for low switching losses Low gate charge (8nC typical)

5.5A, 30V  $R_{DS(on)}$  max= 31 m $\Omega$  @  $V_{GS}$  = 10V

 $R_{DS(on)}$  max= 40 m $\Omega$  @  $V_{GS}$  = 4.5V





## Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

| Symbol                            | Parameter  |           | Q2     | Q1   | Units |
|-----------------------------------|--|-----------|--------|------|-------|
| V <sub>DSS</sub>                  | Drain-Source Voltage                             |           | 30     | 30   | V     |
| V <sub>GSS</sub>                  | Gate-Source Voltage                              |           | ±20    | ±20  | V     |
| I <sub>D</sub>                    | Drain Current - Continuous                       | (Note 1a) | 8.5    | 5.5  | Α     |
|                                   | - Pulsed   |           | 30     | 20   |       |
| P <sub>D</sub>                    | Power Dissipation for Dual Operation             |           | 2      | 2    | W     |
|                                   | Power Dissipation for Single Operation           | (Note 1a) | 1      | .6   |       |
|                                   |  | (Note 1b) | ,      | 1    |       |
|                                   |  | (Note 1c) | 0      | .9   |       |
| T <sub>J</sub> , T <sub>STG</sub> | Operating and Storage Junction Temperature Range |           | –55 to | +150 | °C    |

### **Thermal Characteristics**

| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient | (Note 1a) | 78 | °C/W |
|-----------------|---|-----------|----|------|
| $R_{\theta JC}$ | Thermal Resistance, Junction-to-Case    | (Note 1)  | 40 | °C/W |

**Package Marking and Ordering Information** 

| Device Marking | Device                | Reel Size | Tape width | Quantity   |
|----------------|-----------------------|-----------|------------|------------|
| FDS6984AS      | FDS6984AS             | 13"       | 12mm       | 2500 units |
| FDS6984AS      | FDS6984AS_NL (Note 4) | 13"       | 12mm       | 2500 units |

| Symbol                 | Parameter                          | Test Conditions   | Type     | Min      | Тур        | Max      | Units     |
|------------------------|------------------------------------|---|----------|----------|------------|----------|-----------|
| Off Cha                | racteristics                       |   |          |          |            |          |           |
| BV <sub>DSS</sub>      | Drain-Source Breakdown<br>Voltage  | $V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$<br>$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$                             | Q2<br>Q1 | 30<br>30 |            |          | V         |
| I <sub>DSS</sub>       | Zero Gate Voltage Drain<br>Current | $V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$   | Q2<br>Q1 |          |            | 500<br>1 | μА        |
|                        |                                    | $V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 125^{\circ}\text{C}$  | Q2       |          | 2.3        |          | mA        |
|                        |                                    |   | Q1       |          | 79         |          | nA        |
| $I_{GSS}$              | Gate-Body Leakage                  | $V_{\text{GS}} = \pm 20 \text{ V},  V_{\text{DS}} = 0 \text{ V}$  | All      |          |            | ±100     | nA        |
| On Chai                | racteristics (Note 2)              |   |          |          |            |          |           |
| $V_{GS(th)}$           | Gate Threshold Voltage             | $V_{DS} = V_{GS}$ , $I_D = 1 \text{ mA}$  | Q2       | 1        | 1.7        | 3        | V         |
| ()                     |                                    | $V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$  | Q1       | 1        | 1.8        | 3        |           |
| $\Delta V_{GS(th)}$    | Gate Threshold Voltage             | I <sub>D</sub> = 1 mA, Referenced to 25°C   | Q2       |          | -3         |          | mV/°C     |
| $\Delta T_{ m J}$      | Temperature Coefficient            | I <sub>D</sub> = 250 uA, Referenced to 25°C   | Q1       |          | -4         |          |           |
| $R_{DS(on)}$           | Static Drain-Source                | $V_{GS} = 10 \text{ V}, I_D = 8.5 \text{ A}$  | Q2       |          | 17         | 20       | $m\Omega$ |
|                        | On-Resistance                      | $V_{GS} = 10 \text{ V}, I_D = 8.5 \text{ A}, T_J = 125^{\circ}\text{C}$   |          |          | 24<br>21   | 32<br>28 |           |
|                        |                                    | $V_{GS} = 4.5 \text{ V}, I_D = 7 \text{ A}$<br>$V_{GS} = 10 \text{ V}, I_D = 5.5 \text{ A}$                             | Q1       |          | 26         | 31       |           |
|                        |                                    | $V_{GS} = 10 \text{ V}, I_D = 5.5 \text{ A}$<br>$V_{GS} = 10 \text{ V}, I_D = 5.5 \text{ A}, T_J = 125^{\circ}\text{C}$ | Qi       |          | 34         | 43       |           |
|                        |                                    | $V_{GS} = 4.5 \text{ V}, I_D = 3.3 \text{ A}, I_J = 123 \text{ C}$ $V_{GS} = 4.5 \text{ V}, I_D = 4.6 \text{ A}$        |          |          | 32         | 40       |           |
| I <sub>D(on)</sub>     | On-State Drain Current             | V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 5 V   | Q2       | 30       |            |          | Α         |
| (- /                   |                                    |   | Q1       | 20       |            |          |           |
| <b>g</b> <sub>FS</sub> | Forward Transconductance           | $V_{DS} = 5 \text{ V}, I_{D} = 8.5 \text{ A}$   | Q2       |          | 25         |          | S         |
|                        |                                    | $V_{DS} = 5 \text{ V}, I_{D} = 5.5 \text{ A}$   | Q1       |          | 18         |          |           |
| Dynami                 | c Characteristics                  |   |          |          |            |          |           |
| C <sub>iss</sub>       | Input Capacitance                  | $V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$<br>f = 1.0 MHz   | Q2<br>Q1 |          | 530<br>420 |          | pF        |
| Coss                   | Output Capacitance                 |   | Q2       |          | 170        |          | pF        |
|                        |                                    |   | Q1       |          | 120        |          |           |
| C <sub>rss</sub>       | Reverse Transfer Capacitance       |   | Q2       |          | 60         |          | pF        |
| Rg                     | Gate Resistance                    | V <sub>GS</sub> = 15mV, f = 1.0 MHz   | Q1<br>Q2 |          | 50<br>3.1  |          |           |
|                        |                                    |   |          |          |            |          | Ω         |

#### **Electrical Characteristics** (continued) T<sub>A</sub> = 25°C unless otherwise noted Symbol **Parameter Test Conditions** Type Min Тур Max Units Switching Characteristics (Note 2) Turn-On Delay Time Q2 16 8 ns Q1 18 t<sub>r</sub> Turn-On Rise Time Q2 5 10 ns $V_{DD} = 15 \text{ V}, I_D = 1 \text{ A},$ Q1 6 12 $t_{d(off)}$ Turn-Off Delay Time Q2 23 37 ns $V_{GS} = 10V$ , $R_{GEN} = 6 \Omega$ Q1 22 35 tf Turn-Off Fall Time Q2 4 8 ns Q1 2 4 9 18 $t_{d(on)}$ Turn-On Delay Time Q2 ns Q1 10 19 $t_{r}$ Turn-On Rise Time Q2 7 14 ns $V_{DD} = 15 \text{ V}, I_D = 1 \text{ A},$ Q1 20 11 Turn-Off Delay Time Q2 13 24 $t_{d(off)}$ ns $V_{GS} = 4.5V$ , $R_{GEN} = 6 \Omega$ Q1 24 13 tf Turn-Off Fall Time Q2 4 8 ns 6 Q1 3 $\overline{Q}_{g(TOT)}$ Total Gate Charge, Vgs = 10V 10 Q2 14 nC Q1 11

**Drain-Source Diode Characteristics and Maximum Ratings** 

Ω1.

Total Gate Charge, Vgs = 5V

Gate-Source Charge

Gate-Drain Charge

| Dian            | i Godino Biodo Gildiaotoi                             | iotioo aila maxiilla                          |          | •  | _   | _   |    |
|-----------------|---|---|----------|----|-----|-----|----|
| Is              | Maximum Continuous Drain-Source Diode Forward Current |   |          | Q2 |     | 3.0 | Α  |
|                 |   |   |          | Q1 |     | 1.3 |    |
| t <sub>rr</sub> | Reverse Recovery Time                                 | $I_F = 10A$ ,                                 |          | Q2 | 13  |     | ns |
| Q <sub>rr</sub> | Reverse Recovery Charge                               | $dI_F/dt = 300 A/\mu s$                       | (Note 3) |    | 6   |     | nC |
| t <sub>rr</sub> | Reverse Recovery Time                                 | $I_F = 5.5A$ ,                                |          | Q1 | 17  |     | ns |
| Q <sub>rr</sub> | Reverse Recovery Charge                               | $dI_F/dt = 100 A/\mu s$                       | (Note 3) |    | 6   |     | nC |
| $V_{SD}$        | Drain-Source Diode Forward                            | $V_{GS} = 0 \text{ V}, I_{S} = 2.3 \text{ A}$ | (Note 2) | Q2 | 0.6 | 0.7 | V  |
|                 | Voltage   | $V_{GS} = 0 \text{ V}, I_{S} = 1.3 \text{ A}$ | (Note 2) | Q1 | 0.8 | 1.2 |    |

 $V_{DS} = 15 \text{ V}, I_{D} = 8.5 \text{ A}$ 

 $V_{DS} = 15 \text{ V}, I_{D} = 5.5 \text{ A}$ 


#### Notes

 $Q_q$ 

 $Q_{gs}$ 

 $Q_{gd}$ 

R<sub>8JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of
the drain pins. R<sub>8JC</sub> is guaranteed by design while R<sub>8CA</sub> is determined by the user's board design.



a) 78°C/W when mounted on a 0.5in<sup>2</sup> pad of 2 oz copper



125°C/W when mounted on a 0.02 in<sup>2</sup> pad of 2 oz copper



Q2

Q1

Q2

Q1

Q2

Q1

c) 135°C/W when mounted on a minimum pad.

8

6

5

4

1.5

1.3

1.9

1.5

nC

nC

nC

Scale 1:1 on letter size paper

- 2. See "SyncFET Schottky body diode characteristics" below.
- 3. Pulse Test: Pulse Width <  $300\mu\text{s},$  Duty Cycle < 2.0%
- 4. FDS6984AS\_NL is a lead free product. The FDS6984AS\_NL marking will appear on the reel label.

## Typical Characteristics: Q2




Figure 1. On-Region Characteristics.

1.6

0.7

R<sub>DS(ON)</sub>, NORMALIZED DRAIN-SOURCE ON-RESISTANCE I<sub>D</sub> = 8.5A

V<sub>GS</sub> = 10V



150

Figure 3. On-Resistance Variation with Temperature.

0 25 50 75 100 T<sub>J</sub>, JUNCTION TEMPERATURE (°C)




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

## Typical Characteristics: Q2




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.

## **Typical Characteristics Q1**




Figure 11. On-Region Characteristics.




Figure 13. On-Resistance Variation with Temperature.




Figure 15. Transfer Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.





Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

## Typical Characteristics Q1







Figure 17. Gate Charge Characteristics.








Figure 19. Maximum Safe Operating Area.

Figure 20. Single Pulse Maximum Power Dissipation.




Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

## Typical Characteristics (continued)

## SyncFET Schottky Body Diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 22 shows the reverse recovery characteristic of the FDS6984AS.




Figure 22. FDS6984AS SyncFET body diode reverse recovery characteristic.

For comparison purposes, Figure 23 shows the reverse recovery characteristics of the body diode of an equivalent size MOSFET produced without SyncFET (FDS6984A).




Figure 23. Non-SyncFET (FDS6984A) body diode reverse recovery characteristic.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 24. SyncFET body diode reverse leakage versus drain-source voltage and temperature.

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| $ACEx^{TM}$  | FAST®                          | ISOPLANAR™                     | Power247™                                | Stealth™               |
|--|--------------------------------|--------------------------------|--|------------------------|
| ActiveArray™   | FASTr™                         | LittleFET™                     | PowerEdge™                               | SuperFET™              |
| Bottomless™  | FPS™                           | MICROCOUPLER™                  | PowerSaver™                              | SuperSOT™-3            |
| CoolFET™   | FRFET™                         | MicroFET™                      | PowerTrench®                             | SuperSOT™-6            |
| CROSSVOLT™   | GlobalOptoisolator™            | MicroPak™                      | QFET®                                    | SuperSOT™-8            |
| DOME™  | GTO™ .                         | MICROWIRE™                     | $QS^{TM}$                                | SyncFET™               |
| EcoSPARK™  | HiSeC™                         | MSXTM                          | QT Optoelectronics™                      | TinyLogic <sup>®</sup> |
| E <sup>2</sup> CMOS <sup>TM</sup>                      | I <sup>2</sup> C <sup>TM</sup> | MSXPro™                        | Quiet Series™                            | TINYOPTO™              |
| EnSigna™   | <i>i-</i> Lo <sup>™</sup>      | $OCX^{TM}$                     | RapidConfigure™                          | TruTranslation™        |
| FACT™  | ImpliedDisconnect™             | $OCXPro^{TM}$                  | RapidConnect™                            | UHC™                   |
| FACT Quiet Serie                                       |                                | OPTOLOGIC®                     | μSerDes™                                 | UltraFET®              |
| Across the board<br>The Power France<br>Programmable A |                                | OPTOPLANAR™<br>PACMAN™<br>POP™ | SILENT SWITCHER®<br>SMART START™<br>SPM™ | VCX™                   |

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

| Datasheet Identification | Product Status            | Definition  |
|--------------------------|---------------------------|---|
| Advance Information      | Formative or<br>In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.  |
| Preliminary              | First Production          | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production           | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.   |
| Obsolete                 | Not In Production         | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.   |

Rev. I13