



High-Speed, Low r_{ON} , SPDT Analog Switch (2:1 Multiplexer/Demultiplexer Bus Switch)

FEATURES

- Direct Cross to Industry Standard *SN74LVC1G3157*, *NC7SB3157*, *NLASB3175*, *PI5A3157*, and *STG3157*
- SC-70 6-Lead Package
- 1.65-V to 5.5-V V_{CC} Operation
- 5- Ω Connection Between Ports
- Minimal Propagation Delay
- Break-Before-Make Switching
- Zero Bounce In Flow-Through Mode


DESCRIPTION

The DG3157 is a high-speed single-pole double-throw, low power, TTL-Compatible bus switch. Using sub-micro CMOS technology, the DG3157 achieves low on-resistance and negligible propagation delay.

The DG3157 can handle both analog and digital signals and permits signals with amplitudes of up to V_{CC} to be transmitted in either direction.

When the Select pin is low, B_0 is connected to the output A pin. When the Select pin is high, B_1 is connected to the output A pin. The path that is open will have a high-impedance state with respect to the output. Make-before-break is guaranteed. An epitaxial layer prevents latch-up.

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



Device Marking: G1

TRUTH TABLE

Logic Input (S)	Function
0	B_0 Connected to A
1	B_1 Connected to A

ORDERING INFORMATION

Temp Range	Package	Part Number
-40 to 85°C	SC70-6	DG3157DL



ABSOLUTE MAXIMUM RATINGS

Reference to GND

V+	-0.3 to +6 V
S, A, B ^a	-0.3 to (V+ + 0.3 V)
Continuous Current (Any terminal)	± 50 mA
Peak Current (Pulsed at 1 ms, 10% duty cycle)	± 200 mA
Storage Temperature (D Suffix)	-65 to 150°C

Power Dissipation (Packages)^b

6-Pin SC70 ^c	250 mW
-------------------------	-------	--------

Notes:

- a. Signals on A, or B or S exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads welded or soldered to PC Board.
- c. Derate 3.1 mW/°C above 70°C

SPECIFICATIONS								
Parameter	Symbol	Test Conditions Otherwise Unless Specified		Temp ^a	Limits -40 to 85°C			Unit
		V+ = 3.0 V, V _S = 0.25 V to 0.7 V+ ^e			Min ^b	Typ ^c	Max ^b	
DC Characteristics								
High Level Input Voltage	V _{SH}	V+ = 1.65 to 1.95 V		Full	0.75 V+			V
		V+ = 2.3 to 5.5 V		Full	0.7 V+			
Low Level Input Voltage	V _{SL}	V+ = 1.65 to 1.95 V		Full			0.25 V+	V
		V+ = 2.3 to 5.5 V		Full			0.3 V+	
On Resistance	R _{ON}	V+ = 4.5 V	V _{BN} = 0 V, I _A = 30 mA		Full	6	7	Ω
			V _{BN} = 2.3 V, I _A = -30 mA		Full	6	12	
			V _{BN} = 4.5 V, I _A = -30 mA		Full	9	15	
		V+ = 3.0 V	V _{BN} = 0 V, I _A = 24 mA		Full	8	9	
			V _{BN} = 3.0 V, I _A = -24 mA		Full	12	20	
		V+ = 2.3 V	V _{BN} = 0 V, I _A = 8 mA		Full	9	12	
			V _{BN} = 2.3 V, I _A = -8 mA		Full	13	30	
		V+ = 1.65 V	V _{BN} = 0 V, I _A = 4 mA		Full	12	20	
V _{BN} = 1.8 V, I _A = -4 mA			Full	18	50			
On Resistance Flatness	R _{FLAT}	0 < V _{BN} < V+	V+ = 4.5 V, I _A = -30 mA		Room	6		Ω
			V+ = 3.0 V, I _A = -24 mA		Room	12		
			V+ = 2.3 V, I _Z = -8 mA		Room	22		
			V+ = 1.65 V, I _A = -4 mA		Room	90		
On Resistance Matching Between Channels	ΔR _{ON}	V+ = 4.5 V, V _{BN} = 3.15 V, I _A = -30 mA		Room	0.32		Ω	
		V+ = 3.0 V, V _{BN} = 2.1 V, I _A = -24 mA		Room	0.31			
		V+ = 2.3 V, V _{BN} = 1.6 V, I _A = -8 mA		Room	0.30			
		V+ = 1.65 V, V _{BN} = 1.15 V, I _A = -4 mA		Room	0.29			
Input Leakage Current	I _S	V+ = 5.5 V, V _A = 5.5 V		Room Full	-0.1 -1.0		0.1 -1.0	μA
Off Stage Switch Leakage	I _{BN(off)}	V+ = 5.5 V, V _A /V _B = 0 V/5.5 V		Room Full	-0.1 -1.0		0.1 -1.0	
On State Switch Leakage	I _{BN(on)}	V+ = 5.5 V, V _A /V _B = 0 V/5.5 V		Room Full	-0.1 -1.0		0.1 -1.0	
Power Supply								
Power Supply Range	V+			Full	1.8		5.5	
Quiescent Supply Current	I+	V+ = 5.5 V, V _A = V _B = V+ or GND		Room			1	μA
				Full			10	



SPECIFICATIONS								
Parameter	Symbol	Test Conditions Otherwise Unless Specified $V_+ = 3.0\text{ V}, V_S = 0.25\text{ V to }0.7\text{ V}^{+e}$		Temp ^a	Limits -40 to 85°C			Unit
					Min ^b	Typ ^c	Max ^b	
AC Electrical Characteristic								
Prop Delay Time ^f	t_{PHL}/t_{PLH}	$V_A = 0\text{ V}$	$V_+ = 1.65\text{ to }1.95\text{ V}$	Full				ns
			$V_+ = 2.3\text{ to }2.7\text{ V}$	Full		1.2		
			$V_+ = 3.0\text{ to }3.6\text{ V}$	Full		0.8		
			$V_+ = 4.5\text{ to }5.5\text{ V}$	Full		0.3		
Output Enable Time ^f	t_{PZL}/t_{PZH}	$V_{LOAD} = 2 \times V_+$ for t_{PZL} $V_{LOAD} = 0\text{ V}$ for t_{PZH}	$V_+ = 1.65\text{ to }1.95\text{ V}$	Room Full		10.2 10.4		ns
			$V_+ = 2.3\text{ to }2.7\text{ V}$	Room Full		5.9 6.2		
			$V_+ = 3.0\text{ to }3.6\text{ V}$	Room Full		4.1 4.5		
			$V_+ = 4.5\text{ to }5.5\text{ V}$	Room Full		2.6 2.9		
Output Disable Time ^f	t_{PLZ}/t_{PHZ}	$V_{LOAD} = 2 \times V_+$ for t_{PLZ} $V_{LOAD} = 0\text{ V}$ for t_{PHZ}	$V_+ = 1.65\text{ to }1.95\text{ V}$	Room Full		10.2 10.4		ns
			$V_+ = 2.3\text{ to }2.7\text{ V}$	Room Full		5.9 6.2		
			$V_+ = 3.0\text{ to }3.6\text{ V}$	Room Full		4.1 4.5		
			$V_+ = 4.5\text{ to }5.5\text{ V}$	Room Full		2.6 2.9		
Break-Before-Make Time ^d	t_{BBM}	$V_+ = 1.65\text{ to }1.95\text{ V}$	Full	0.5			pC	
		$V_+ = 2.3\text{ to }2.7\text{ V}$	Full	0.5				
		$V_+ = 3.0\text{ to }3.65\text{ V}$	Full	0.5				
		$V_+ = 4.5\text{ to }5.5\text{ V}$	Full	0.5				
Charge Injection ^d	Q	$C_L = 0.1\text{ nF}, V_{GEN} = 0\text{ V}$ $R_{GEN} = 0\ \Omega$	$V_+ = 5\text{ V}$	Room		7	pC	
			$V_+ = 3.3\text{ V}$	Room		3		
Analog Switch Characteristics								
Off Isolation ^d	OIRR	$R_L = 50\ \Omega, f = 10\text{ MHz}$	Room		-57.6		dB	
Crosstalk ^d	X_{TALK}		Room		-58.7			
-3-dB Bandwidth ^d	BW	$R_L = 50\ \Omega$	Room		>250		MHz	
Capacitance								
Control Pin Capacitance ^d	C_{IN}	$V_+ = 0\text{ V}$	Room		4.9		pF	
B Port Off Capacitance ^d	C_{IO-B}	$V_+ = 5\text{ V}$	Room		<6.5			
A Port Capacitance When Switch Enabled ^d	$C_{IO-A(on)}$		Room		<18.5			

Notes:

- Room = 25°C, Full = as determined by the operating suffix.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Typical values are for design aid only, not guaranteed nor subject to production testing.
- Guarantee by design, nor subjected to production test.
- V_{IN} = input voltage to perform proper function.
- Guaranteed by design and not production tested. The bus switch propagation delay is a function of the RC time constant contributed by the on-resistance and the specified load capacitance with an ideal voltage source (zero output impedance) driving the switch.

LOGIC DIAGRAM (POSITIVE LOGIC)






Figure 1.

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)



AC LOADING AND WAVEFORMS



TEST	SW
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LD}
t_{PHZ}/t_{PZH}	GND

Figure 2. AC Test Circuit






Figure 3. AC Waveforms

Notes:



- C_L includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$.
- The outputs are measured one at a time with one transition per measurement.
- t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- t_{PZL} and t_{PZH} are the same as t_{dis} .
- t_{PLH} and t_{PHL} are the same as t_{dis} .
- $V_{LD} = 2 \text{ V}+$.

TEST CIRCUITS



C_L (includes fixture and stray capacitance)

Figure 4. Break-Before-Make Interval



IN depends on switch configuration: input polarity determined by sense of switch.

Figure 5. Charge Injection




Figure 6. Off-Isolation




Figure 7. Channel Off/On Capacitance