


Features

- Logic-Level Gate Drive
- Advanced Process Technology
- Ultra Low On-Resistance
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to T_{jmax}
- Lead-Free


Description

Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications.

The D-Pak is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRLU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.



| |
|----------------------------|
| $V_{DSS} = 55V$ |
| $R_{DS(on)} = 0.037\Omega$ |
| $I_D = 25A$ |



Absolute Maximum Ratings

| | Parameter | Max. | Units |
|---------------------------|--|--------------------------|-------|
| $I_D @ T_C = 25^\circ C$ | Continuous Drain Current, $V_{GS} @ 10V$ | 25 | A |
| $I_D @ T_C = 100^\circ C$ | Continuous Drain Current, $V_{GS} @ 10V$ | 18 | |
| I_{DM} | Pulsed Drain Current ① | 100 | |
| $P_D @ T_C = 25^\circ C$ | Power Dissipation | 57 | W |
| | Linear Derating Factor | 0.38 | W/°C |
| V_{GS} | Gate-to-Source Voltage | ± 16 | V |
| E_{AS} | Single Pulse Avalanche Energy ② | 61 | mJ |
| E_{AS} (tested) | Single Pulse Avalanche Energy Tested Value ⑦ | 94 | |
| I_{AR} | Avalanche Current ① | See Fig.12a, 12b, 15, 16 | |
| E_{AR} | Repetitive Avalanche Energy ⑥ | mJ | |
| dv/dt | Peak Diode Recovery dv/dt ③ | 3.4 | V/ns |
| T_J | Operating Junction and | -55 to + 175 | °C |
| T_{STG} | Storage Temperature Range | | |
| | Soldering Temperature, for 10 seconds | 300 (1.6mm from case) | |


Thermal Resistance

| | Parameter | Typ. | Max. | Units |
|-----------|----------------------------------|------|------|-------|
| R_{0JC} | Junction-to-Case | — | 2.65 | °C/W |
| R_{0JA} | Junction-to-Ambient (PCB mount)* | — | 50 | |
| R_{0JA} | Junction-to-Ambient | — | 110 | |


IRLR/U3105PbF

International
Rectifier

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

| | Parameter | Min. | Typ. | Max. | Units | Conditions |
|---|--------------------------------------|------|-------|------|--------------------------|---|
| $V_{(\text{BR})\text{DSS}}$ | Drain-to-Source Breakdown Voltage | 55 | — | — | V | $V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$ |
| $\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$ | Breakdown Voltage Temp. Coefficient | — | 0.056 | — | V°C | Reference to $25^\circ\text{C}, I_D = 1\text{mA}$ |
| $R_{\text{DS}(\text{on})}$ | Static Drain-to-Source On-Resistance | — | 30 | 37 | $\text{m}\Omega$ | $V_{\text{GS}} = 10\text{V}, I_D = 15\text{A}$ ④ |
| | | — | 35 | 43 | | $V_{\text{GS}} = 5.0\text{V}, I_D = 13\text{A}$ ④ |
| $V_{\text{GS}(\text{th})}$ | Gate Threshold Voltage | 1.0 | — | 3.0 | V | $V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$ |
| g_{fs} | Forward Transconductance | 15 | — | — | S | $V_{\text{DS}} = 25\text{V}, I_D = 15\text{A}$ ④ |
| I_{DSS} | Drain-to-Source Leakage Current | — | — | 20 | μA | $V_{\text{DS}} = 55\text{V}, V_{\text{GS}} = 0\text{V}$ |
| | | — | — | 250 | | $V_{\text{DS}} = 44\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 150^\circ\text{C}$ |
| I_{GSS} | Gate-to-Source Forward Leakage | — | — | 200 | nA | $V_{\text{GS}} = 16\text{V}$ |
| | Gate-to-Source Reverse Leakage | — | — | -200 | | $V_{\text{GS}} = -16\text{V}$ |
| Q_g | Total Gate Charge | — | — | 20 | nC | $I_D = 15\text{A}$ |
| Q_{gs} | Gate-to-Source Charge | — | — | 5.6 | | $V_{\text{DS}} = 44\text{V}$ |
| Q_{gd} | Gate-to-Drain ("Miller") Charge | — | — | 9.0 | | $V_{\text{GS}} = 5.0\text{V}$, See Fig. 6 and 13 |
| $t_{\text{d}(\text{on})}$ | Turn-On Delay Time | — | 8.0 | — | | $V_{\text{DD}} = 28\text{V}$ |
| t_r | Rise Time | — | 57 | — | | $I_D = 15\text{A}$ |
| $t_{\text{d}(\text{off})}$ | Turn-Off Delay Time | — | 25 | — | | $R_G = 24\Omega$ |
| t_f | Fall Time | — | 37 | — | | $V_{\text{GS}} = 5.0\text{V}$, See Fig. 10 ④ |
| L_D | Internal Drain Inductance | — | 4.5 | — | nH | Between lead, 6mm (0.25in.) from package and center of die contact |
| L_S | Internal Source Inductance ⑦ | — | 7.5 | — | |  |
| C_{iss} | Input Capacitance | — | 710 | — | pF | $V_{\text{GS}} = 0\text{V}$ |
| C_{oss} | Output Capacitance | — | 150 | — | | $V_{\text{DS}} = 25\text{V}$ |
| C_{rss} | Reverse Transfer Capacitance | — | 28 | — | | $f = 1.0\text{MHz}$, See Fig. 5 |
| C_{oss} | Output Capacitance | — | 890 | — | | $V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 1.0\text{V}, f = 1.0\text{MHz}$ |
| C_{oss} | Output Capacitance | — | 110 | — | | $V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 44\text{V}, f = 1.0\text{MHz}$ |
| $C_{\text{oss eff.}}$ | Effective Output Capacitance ⑤ | — | 210 | — | | $V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 0\text{V to } 44\text{V}$ |

Source-Drain Ratings and Characteristics

| | Parameter | Min. | Typ. | Max. | Units | Conditions |
|-----------------|---|---|------|------|-------|---|
| I_S | Continuous Source Current (Body Diode) | — | — | 25 | A | MOSFET symbol showing the integral reverse p-n junction diode. |
| I_{SM} | Pulsed Source Current (Body Diode) ① | — | — | 100 | |  |
| V_{SD} | Diode Forward Voltage | — | — | 1.3 | V | $T_J = 25^\circ\text{C}, I_S = 15\text{A}, V_{\text{GS}} = 0\text{V}$ ④ |
| t_{rr} | Reverse Recovery Time | — | 52 | 78 | ns | $T_J = 25^\circ\text{C}, I_F = 15\text{A}, V_{\text{DD}} = 28\text{V}$ |
| Q_{rr} | Reverse Recovery Charge | — | 82 | 120 | nC | $dI/dt = 100\text{A}/\mu\text{s}$ ④ |
| t_{on} | Forward Turn-On Time | Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D) | | | | |

* When mounted on 1" square PCB (FR-4 or G-10 Material).

For recommended footprint and soldering techniques refer to application note #AN-994

Notes ① through ⑧ are on page 11




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Typical Forward Transconductance Vs. Drain Current

IRLR/U3105PbF

International
IR Rectifier




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs.
Case Temperature




Fig 10. Normalized On-Resistance
Vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRLR/U3105PbF

International
Rectifier




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit

6




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 14. Threshold Voltage Vs. Temperature

www.irf.com




Fig 15. Typical Avalanche Current Vs.Pulsewidth




Fig 16. Maximum Avalanche Energy Vs. Temperature

www.irf.com

**Notes on Repetitive Avalanche Curves , Figures 15, 16:
 (For further info, see AN-1005 at www.irf.com)**

1. Avalanche failures assumption:
 Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
4. $P_{D(ave)}$ = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6. I_{av} = Allowable avalanche current.
7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 15, 16).
 t_{av} = Average time in avalanche.
 D = Duty cycle in avalanche = $t_{av} \cdot f$
 $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see figure 11)

$$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$




Fig 17. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 18a. Switching Time Test Circuit





Fig 18b. Switching Time Waveforms

D-Pak (TO-252AA) Package Outline


Dimensions are shown in millimeters (inches)




D-Pak (TO-252AA) Part Marking Information

EXAMPLE: THIS IS AN IRFR120
 WITH ASSEMBLY
 LOT CODE 1234
 ASSEMBLED ON WW 16, 1999
 IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line position
 indicates "Lead-Free"



OR




IRLR/U3105PbF

International
IR Rectifier

I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

- 1 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
 - 2 DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
 - 3 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
 - 4 THERMAL PAD CONTOUR OPTION WITHIN DIMENSION b4, L2, E1 & D1.
 - 5 LEAD DIMENSION UNCONTROLLED IN L3.
 - 6 DIMENSION b1, b3 APPLY TO BASE METAL ONLY.
 - 7 OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA.
- CONTROLLING DIMENSION : INCHES.

LEAD ASSIGNMENTS

| SYMBOL | DIMENSIONS | | | | NOTES |
|--------|-------------|------|--------|-------|-------|
| | MILLIMETERS | | INCHES | | |
| | MIN. | MAX. | MIN. | MAX. | |
| A | 2.18 | 2.39 | 0.086 | .094 | |
| A1 | 0.89 | 1.14 | 0.035 | 0.045 | |
| b | 0.64 | 0.89 | 0.025 | 0.035 | |
| b1 | 0.64 | 0.79 | 0.025 | 0.031 | |
| b2 | 0.76 | 1.14 | 0.030 | 0.045 | |
| b3 | 0.76 | 1.04 | 0.030 | 0.041 | |
| b4 | 5.00 | 5.46 | 0.195 | 0.215 | |
| c | 0.46 | 0.61 | 0.018 | 0.024 | |
| c1 | 0.41 | 0.56 | 0.016 | 0.022 | |
| c2 | .046 | 0.66 | 0.018 | 0.035 | |
| D | 5.97 | 6.22 | 0.235 | 0.245 | 3, 4 |
| D1 | 5.21 | - | 0.205 | - | 4 |
| E | 6.36 | 6.73 | 0.250 | 0.265 | 3, 4 |
| E1 | 4.32 | - | 0.170 | - | 4 |
| e | 2.29 | - | 0.090 | 0.095 | |
| L | 8.89 | 9.60 | 0.350 | 0.380 | |
| L1 | 1.91 | 2.29 | 0.075 | 0.090 | |
| L2 | 0.89 | 1.27 | 0.035 | 0.050 | |
| L3 | 1.14 | 1.52 | 0.045 | 0.060 | |
| g1 | 0" | 15" | 0" | 15" | 5 |


LEAD ASSIGNMENTS

| HEX# |
|------------|
| 1.- GATE |
| 2.- DRAIN |
| 3.- SOURCE |
| 4.- DRAIN |


I-Pak (TO-251AA) Part Marking Information

EXAMPLE: THIS IS AN IRFU120
WITH ASSEMBLY
LOT CODE 5678
ASSEMBLED ON VW 19, 1999
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line
position indicates "Lead-Free"




OR




D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. OUTLINE CONFORMS TO EIA-481.

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by $T_{J\max}$, starting $T_J = 25^\circ\text{C}$, $L = 0.55\text{mH}$
 $R_G = 25\Omega$, $I_{AS} = 15\text{A}$, $V_{GS} = 10\text{V}$
- ③ $I_{SD} \leq 25\text{A}$, $\text{di}/\text{dt} \leq 290\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(\text{BR})DSS}$,
 $T_J \leq 175^\circ\text{C}$
- ④ Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.
- ⑤ $C_{oss\ eff}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑥ Limited by $T_{J\max}$ see Fig 12a, 12b, 15, 16 for typical repetitive avalanche performance.
- ⑦ This value determined from sample failure population. 100% tested to this value in production.

Data and specifications subject to change without notice.
This product has been designed and qualified for the Automotive [Q101]market.
Qualification Standards can be found on IR's Web site.

International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information. 12/04
www.irf.com