SY58607U



3.2Gbps Precision, 1:2 LVPECL Fanout Buffer with Internal Termination and Fail Safe Input

General Description


The SY58607U is a 2.5/3.3V, high-speed, fully differential 1:2 LVPECL fanout buffer optimized to provide two identical output copies with less than 20ps of skew and less than $10ps_{pp}$ total jitter. The SY58607U can process clock signals as fast as 2.5GHz or data patterns up to 3.2Gbps.

The differential input includes Micrel's unique, 3-pin input termination architecture that interfaces to LVPECL, LVDS or CML differential signals, (AC- or DC-coupled) as small as 100mV (200mV_{pp}) without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an integrated voltage reference (V_{REF-AC}) is provided to bias the V_T pin. The outputs are 800mV LVPECL, with extremely fast rise/fall times guaranteed to be less than 110ps.

The SY58607U operates from a 2.5V $\pm 5\%$ supply or 3.3V $\pm 10\%$ supply and is guaranteed over the full industrial temperature range (-40° C to $+85^{\circ}$ C). For applications that require CML or LVDS outputs, consider the SY58606U and SY58608U, 1:2 fanout buffers with 400mV and 325mV output swings respectively. The SY58607U is part of Micrel's high-speed, Precision Edge® product line.

Data sheets and support documentation can be found on Micrel's web site at: www.micrel.com.

Functional Block Diagram





Precision Edge®

Features

- Precision 1:2, 800mV LVPECL fanout buffer
- Guaranteed AC performance over temperature and voltage:
 - DC-to > 3.2Gbps throughput
 - <350ps propagation delay (IN-to-Q)
 - <20ps within-device skew</p>
 - <110ps rise/fall times</p>
- Fail Safe Input
 - Prevents outputs from oscillating when input is invalid
- Ultra-low jitter design
 - <1ps_{RMS} cycle-to-cycle jitter
 - <10ps_{PP} total jitter
 - <1ps_{RMS} random jitter
 - <10ps_{PP} deterministic jitter
- High-speed LVPECL outputs
- 2.5V ±5% or 3.3V ±10% power supply operation
- Industrial temperature range: -40°C to +85°C
- Available in 16-pin (3mm x 3mm) MLF® package

Applications

- All SONET clock and data distribution
- Fibre Channel clock and data distribution
- · Gigabit Ethernet clock and data distribution
- · Backplane distribution

Markets

- Storage
- ATE
- · Test and measurement
- Enterprise networking equipment
- · High-end servers
- Access
- Metro area network equipment

Precision Edge is a registered trademark of Micrel, Inc. MLF and *Micro*LeadFrame are registered trademarks of Amkor Technology.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com


Ordering Information⁽¹⁾

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY58607UMG	MLF-16	Industrial	607U with Pb-Free bar-line indicator	NiPdAu Pb-Free
SY58607UMGTR ⁽²⁾	MLF-16	Industrial	607U with Pb-Free bar-line indicator	NiPdAu Pb-Free

Notes:

- 1. Contact factory for die availability. Dice are guaranteed at TA = 25°C, DC Electricals only.
- 2. Tape and Reel.

Pin Configuration



16-Pin MLF® (MLF-16)

Pin Description

Pin Number	Pin Name	Pin Function	
1, 4	IN, /IN	Differential Input: This input pair is the differential signal input to the device. Input accepts DC-coupled differential signals as small as 100mV (200mVpp). Each pin of this pair internally terminates with 50Ω to the VT pin. If the input swing falls below a certain threshold (typical 30mV), the Fail Safe Input (FSI) feature will guarantee a stable output by latching the output to its last valid state. See "Input Interface Applications" subsection.	
2	VT	Input Termination Center-Tap: Each input terminates to this pin. The V_T pin provides a center-tap for each input (IN, /IN) to a termination network for maximum interface flexibility. See "Input Interface Applications" subsection.	
4	VREF-AC	Reference Voltage: This output biases to V_{CC} –1.2V. It is used for AC-coupling inputs IN and /IN. Connect VREF-AC directly to the corresponding VT pin. Bypass with 0.01 μ F low ESR capacitor to VCC. Maximum sink/source current is ± 1.5 mA. See "Input Interface Applications" subsection.	
5, 8,13, 16	VCC	Positive Power Supply: Bypass with $0.1 uF//0.01 uF$ low ESR capacitors as close to the V_{CC} pins as possible.	
6, 7, 14, 15	GND,	Ground: Exposed pad must be connected to a ground plane that is the same	
	Exposed pad	potential as the ground pins.	
9, 10	/Q1, Q1	LVPECL Differential Output Pairs: Differential buffered copies of the input signal.	
11, 12	/Q0, Q0	The output swing is typically 800mV. Unused output pair may be left floating with no impact on jitter. See "LVPECL Output Termination" subsection.	

Absolute Maximum Ratings⁽¹⁾

Supply Voltage (V _{CC})	–0.5V to +4.0V
Input Voltage (V _{IN})	0.5V to V _{CC}
LVPECL Output Current(I _{OUT})	
Continuous	50mA
Surge	100mA
Current (V _T)	
Source or sink on VT pin	±100mA
Input Current	
Source or sink Current on (IN, /IN).	±50mA
Current (V _{REF})	
Source or sink current on V _{REF-AC} ⁽⁴⁾	±1.5mA
Maximum operating Junction Temperat	ure 125°C
Lead Temperature (soldering, 20sec.)	260°C
Storage Temperature (T _s)	

Operating Ratings⁽²⁾

Supply Voltage (V _{IN}) Ambient Temperature (T _A)	
Package Thermal Resistance ⁽³⁾	40 0 10 100 0
MLF [®]	
Still-air (θ_{JA})	60°C/W
Junction-to-board (w 🔊)	33°C/W

DC Electrical Characteristics⁽⁵⁾

 $T_A = -40$ °C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units	
V _{CC}	Power Supply Voltage Range		2.375	2.5	2.625	V	
			3.0	3.3	3.6	; '	
I_{CC}	Power Supply Current	No load, max. V _{CC}		40	60	mA	
R _{DIFF_IN}	Differential Input Resistance (IN-to-/IN)		90	100	110	Ω	
V _{IH}	Input HIGH Voltage (IN, /IN)	IN, /IN	1.2		V _{CC}	V	
V_{IL}	Input LOW Voltage (IN, /IN)	IN, /IN	0		V _{IH} -0.1	V	
V _{IN}	Input Voltage Swing (IN, /IN)	see Figure 3a, Note 6	0.1		1.7	V	
V_{DIFF_IN}	Differential Input Voltage Swing (IN - /IN)	see Figure 3b	0.2			٧	
V _{IN_FSI}	Input Voltage Threshold that Triggers FSI			30	100	mV	
V_{REF-AC}	Output Reference Voltage		V _{CC} -1.3	V _{CC} -1.2	V _{CC} -1.1	V	
IN to V _T					1.28	V	

Notes:

- 1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
- 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. ΨJB and θJA values are determined for a 4-layer board in still-air number, unless otherwise stated.
- 4. Due to the limited drive capability, use for input of the same package only.
- 5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
- V_{IN} (max) is specified when V_T is floating.

LVPECL Outputs DC Electrical Characteristics⁽⁷⁾

 V_{CC} = +2.5V ±5% or +3.3V ±10%, R_L = 50 Ω to V_{CC} -2V; T_A = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OH}	Output HIGH Voltage	Q0, /Q0, Q1, /Q1	V _{CC} -1.145		V _{CC} -0.895	V
V _{OL}	Output LOW Voltage	Q0, /Q0, Q1, /Q1	V _{CC} -1.945		V _{CC} -1.695	V
V _{OUT}	Output Voltage Swing	See Figure 3a	550	800	950	mV
V _{DIFF_OUT}	Differential Output Voltage Swing	See Figure 3b	1100	1600		mV

Notes:

^{7.} The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

AC Electrical Characteristics

 V_{CC} = +2.5V ±5% or +3.3V ±10%, R_L = 50 Ω to V_{CC} -2V, Input t_r/t_f : \leq 300ps; T_A = -40°C to +85°C, unless otherwise stated.

Symbol	Parame	ter	Condition		Min	Тур	Max	Units
f _{MAX}	Maximu	m Frequency	NRZ Data		3.2	4.25		Gbps
			V _{OUT} > 400mV	Clock	2.5	3		GHz
t _{PD}	Propaga	ition Delay IN-to-Q	V _{IN} : 100mV-200mV		180	300	450	ps
			V _{IN} : 200mV-800mV		150	230	350	ps
t _{Skew}	Within Device Skew		Note 8			4	20	ps
	Part-to-Part Skew		Note 9				135	ps
t _{Jitter}	Data	Random Jitter	Note 10				1	ps _{RMS}
		Deterministic Jitter	Note 12				10	ps _{PP}
	Clock	Cycle-to-Cycle Jitter	Note 13				1	ps _{RMS}
		Total Jitter	Note 13				10	ps _{PP}
t _r , t _f	Output Rise/Fall Time (20% to 80%)		At full output swing.		40	75	110	ps
	Duty Cycle		Differential I/O		47		53	%

Notes:

- Within device skew is measured between two different outputs under identical input transitions.
- Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the respective inputs.
- 10. Random jitter is measured with a K28.7 pattern, measured at \leq f_{MAX}.
- 11. Deterministic jitter is measured at 2.5Gbps with both K28.5 and 2²³–1 PRBS pattern.
- 12. Cycle-to-cycle jitter definition: the variation period between adjacent cycles over a random sample of adjacent cycle pairs. t_{JITTER_CC} = T_n -T_{n+1}, where T is the time between rising edges of the output signal.
- 13. Total jitter definition: with an ideal clock input frequency of $\leq f_{MAX}$ (device), no more than one output edge in 10^{12} output edges will deviate by more than the specified peak-to-peak jitter value.

Functional Description

Fail-Safe Input (FSI)

The input includes a special failsafe circuit to sense the amplitude of the input signal and to latch the outputs when there is no input signal present, or when the amplitude of the input signal drops sufficiently below 100mV_{PK} (200mV_{PP}), typically 30mV_{PK}. Maximum frequency of SY58607U is limited by the FSI function.

Input Clock Failure Case

If the input clock fails to a floating, static, or extremely low signal swing, the FSI function will eliminate a metastable condition and guarantee a stable output. No ringing and no undetermined state will occur at the output under these conditions.

Note that the FSI function will not prevent duty cycle distortion in case of a slowly deteriorating (but still toggling) input signal. Due to the FSI function, the propagation delay will depend on rise and fall time of the input signal and on its amplitude. Refer to "Typical Characteristics" for detailed information.

Timing Diagrams




Figure 1a. Propagation Delay







Figure 1b. Fail Safe Feature


Typical Characteristics


 V_{CC} = 3.3V, GND = 0V, V_{IN} = 100mV, R_L = 50 Ω to V_{CC} -2V, T_A = 25°C, unless otherwise stated.















Functional Characteristics

 V_{CC} = 3.3V, GND = 0V, V_{IN} = 400mV, Data Pattern: 2^{23} -1, R_L = 50 Ω to V_{CC} -2V, T_A = 25°C, unless otherwise stated.













Functional Characteristics (continued)

 V_{CC} = 3.3V, GND = 0V, V_{IN} = 400mV, R_L = 50 Ω to V_{CC} -2V, T_A = 25°C, unless otherwise stated.









Input and Output Stage




Figure 2a. Simplified Differential Input Buffer




Figure 2b. Simplified LVPECL Output Buffer

Single-Ended and Differential Swings



Figure 3a. Single-Ended Voltage Swing




Figure 3b. Differential Voltage Swing

Input Interface Applications




Figure 4a. CML Interface (DC-Coupled)

Option: May connect V_T to V_{CC}




Figure 4b. CML Interface (AC-Coupled)




Figure 4c. LVPECL Interface (DC-Coupled)




Figure 4d. LVPECL Interface (AC-Coupled)




Figure 4e. LVDS Interface

LVPECL Output Termination

LVPECL outputs have very low output impedance (open emitter), and small signal swing which results in low EMI. LVECL is ideal for driving 50Ω -and- 100Ω controlled impedance transmission lines. There are several techniques in terminating the LVPECL output, as shown in Figures 5a through 5c.




Figure 5a. Parallel Termination-Thevenin Equivalent





Figure 5b. Three-Resistor "Y-Termination"

Related Product and Support Documents

Part Number	Function	Data Sheet Link
SY58606U	4.25Gbps Precision, 1:2 CML Fanout Buffer with Internal Termination and Fail Safe Input	http://www.micrel.com/page.do?page=/product-info/products/sy58606u.shtml
SY58608U	3.2Gbps Precision, 1:2 LVDS Fanout Buffer Buffer with Internal Termination and Fail Safe Input	http://www.micrel.com/page.do?page=/product-info/products/sy58608u.shtml
HBW Solutions	New Products and Termination Application Notes	http://www.micrel.com/page.do?page=/product-info/as/HBWsolutions.shtml

Package Information



16-Pin MLF® (3mm x3mm) (MLF-16)

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2006 Micrel, Incorporated.