Power MOSFET 20 V, 5.8 A/4.6 A Dual N–Channel, DFN6 3x3 mm Package Features

- Exposed Drain Package
- Excellent Thermal Resistance for Superior Heat Dissipation
- Low Threshold Levels
- Low Profile (< 1 mm) Allows It to Fit Easily into Extremely Thin Environments
- This is a Pb–Free Device

Applications

- DC–DC Converters (Buck and Boost Circuits)
- Power Supplies
- Hard Disk Drives

MOSFET I MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	20	V
Gate-to-Source Voltag	е		V _{GS}	±20	V
Continuous Drain	Steady	$T_A = 25^{\circ}C$	I _D	4.3	Α
Current (Note 1)	State	$T_A = 85^{\circ}C$		3.0	
	$t \le 5.0 \text{ s}$	$T_A = 25^{\circ}C$		5.8	
Power Dissipation (Note 1)	Steady State	$T_A = 25^{\circ}C$	PD	1.74	W
Pulsed Drain Currentt \leq 10 μ s			I _{DM}	17.2	Α
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	°C
Source Current (Body Diode)			۱ _S	1.6	А
Lead Temperature for S (1/8" from case for 10 s		urposes	ΤL	260	°C

MOSFET II MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Param	Symbol	Value	Unit		
Drain-to-Source Voltage			V _{DSS}	20	V
Gate-to-Source Voltag	е		V _{GS}	±12	V
Continuous Drain	Steady	$T_A = 25^{\circ}C$	I _D	3.6	А
Current (Note 1)	State	$T_A = 85^{\circ}C$		2.5	
	t ≤ 5.0 s	$T_A = 25^{\circ}C$		4.6	
Power Dissipation (Note 1)	Steady State	$T_A = 25^{\circ}C$	PD	1.74	W
Pulsed Drain Current t ≤10 μs			I _{DM}	13.8	А
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	°C
Source Current (Body Diode)			ا _S	1.7	А
Lead Temperature for S (1/8" from case for 10 s		Purposes	ΤL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces)
- 2. Surface Mounted on FR4 Board using the minimum recommended pad size of 30 $\rm mm^2,\,1$ oz. Cu



ON Semiconductor®


http://onsemi.com


MOSFET I

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
20 V	60 mΩ @ 4.5 V	5.8 A

MOSFET II

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
20 V	90 mΩ @ 4.5 V	4.6 A





ORDERING INFORMATION

Device	Package	Shipping [†]
NTLGD3502NT1G	DFN6 (Pb–free)	3000/Tape & Reel
NTLGD3502NT2G	DFN6 (Pb–free)	3000/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{ hetaJA}$	72	°C/W
Junction-to-Ambient – t \leq 5 s (Note 1)	$R_{ hetaJA}$	40	
Junction-to-Ambient - Steady State min Pad (Note 2)	$R_{ hetaJA}$	110	
Junction-to-Ambient - Pulsed (25% duty cycle) min Pad (Note 2)	R _{θJA}	60	

MOSFET I ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition	ons	Min	Тур	Max	Unit
Off Characteristics	-	-		-	-	-	-
Drain–to–Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I_{D} = 250 μA		20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	$I_D = 250 \ \mu A$, ref to	o 25°C		10		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V_{GS} = 0 V, V_{DS} = 16 V	$T_J = 25^{\circ}C$			1.0	μΑ
			T _J = 125°C			10	1
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} =	±20 V			±100	nA
On Characteristics (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 1$	250 μΑ	1.0	1.7	2.0	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-4.4		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 4.5 V, I _D =	= 4.3 A		50	60	mΩ
Forward Transconductance	9 _{FS}	V _{DS} = 10 V, I _D =	: 4.0 A		5.9		S
Charges, Capacitances & Gate Resi	stance						•
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz,	V _{DS} = 10 V		250	480	pF
Output Capacitance	C _{OSS}				138	200	1
Reverse Transfer Capacitance	C _{RSS}				52	90	1
Total Gate Charge	Q _{G(TOT)}	V_{GS} = 4.5 V, V_{DS} = 10 V; I_{D} = 4.3 A			2.9	4.0	nC
Gate-to-Source Charge	Q _{GS}	(Note 3)			1.0		1
Gate-to-Drain Charge	Q _{GD}				1.1		1
Gate Resistance	R _G				1.5		Ω
Switching Characteristics, V _{GS} = 4.	5 V (Note 4)	•					
Turn-On Delay Time	t _{d(ON)}	V_{GS} = 4.5 V, V_{DD}			7.0	12	ns
Rise Time	t _r	I _D = 4.3 A, R _G =	10 Ω		17.5	25	1
Turn-Off Delay Time	t _{d(OFF)}				8.6	15	1
Fall Time	t _f				3.3	5.0	1
Drain–Source Diode Characteristics	<u>.</u>	•					
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 1.6 \text{ A} \text{ T}_{J} = 25^{\circ}\text{C}$			0.78	1.2	V
			T _J = 125°C		0.63		1
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 V, d_{ISD}/d_t =$	100 A/μs,		16.7		ns
Charge Time	t _a	I _S = 1.0 A			8.2		1
Discharge Time	t _b				8.5		1
Reverse Recovery Charge	Q _{RR}				7.0	1	nC

3. Pulse Test: pulse width \leq 300 µs, duty cycle \leq 2% 4. Switching characteristics are independent of operating junction temperatures


MOSFET II ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)


Parameter	Symbol	Test Condition	ons	Min	Тур	Max	Unit
Off Characteristics							
Drain–to–Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 V, I_D = 2$	250 μΑ	20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	$I_D = 250 \ \mu A$, ref t	o 25°C		22		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V, V_{DS} = 16 V$	$T_J = 25^{\circ}C$ $T_J = 125^{\circ}C$			1 10	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} =	÷			±100	nA
On Characteristics (Note 5)	1						
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$	250 μA	0.6		2.0	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-2.8		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 4.5 V, I _D =	= 3.4 A		70	90	mΩ
		V _{GS} = 2.5 V, I _D =	= 1.7 A		95	120	
Forward Transconductance	9 _{FS}	V _{DS} = 10 V, I _D =	= 3.4 A		6.7		S
Charges, Capacitances & Gate Res	istance						
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz,	V _{DS} = 10 V		144	275	pF
Output Capacitance	C _{OSS}				67	125	
Reverse Transfer Capacitance	C _{RSS}				22	40	
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 10$	V; I _D = 3.4 A		2.1	5.0	nC
Threshold Gate Charge	Q _{G(TH)}				0.11		
Gate-to-Source Charge	Q _{GS}				0.42		
Gate-to-Drain Charge	Q _{GD}				0.7		
Switching Characteristics, V _{GS} = 4.	5 V (Note 6)						
Turn–On Delay Time	t _{d(ON)}	V_{GS} = 4.5 V, V_{DD}	= 16 V,		4.8	10	ns
Rise Time	tr	I _D = 3.4 A, R _G =	: 10 Ω		13.6	25	
Turn-Off Delay Time	t _{d(OFF)}				9.0	20	
Fall Time	t _f				1.9	5.0	
Drain–Source Diode Characteristics	6						
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 V, I_{S} = 1.7 A$	$T_J = 25^{\circ}C$		0.8	1.15	V
			T _J = 150°C		0.63		1
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 V, d_{ISD}/d_t =$	100 A/μs,		12		ns
Charge Time	t _a	I _S = 1.0 A			8.0		1
Discharge Time	t _b				4.0		
Reverse Recovery Charge	Q _{RR}				5.0		nC

5. Pulse Test: pulse width \leq 300 µs, duty cycle \leq 2% 6. Switching characteristics are independent of operating junction temperatures

TYPICAL MOSFET I N-CHANNEL PERFORMANCE CURVES

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$







TYPICAL MOSFET I N-CHANNEL PERFORMANCE CURVES


TYPICAL MOSFET II N-CHANNEL PERFORMANCE CURVES

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$






TYPICAL MOSFET II N-CHANNEL PERFORMANCE CURVES



PACKAGE DIMENSIONS

DFN6 3*3 MM, 0.95 PITCH CASE 506AG-01 ISSUE O




NOTES

- DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
- CONTROLLING DIMENSION: MILLIMETERS.
 DIMESNION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30
- MM FROM TERMINAL. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.80	0.90	1.00		
A1	0.00	0.03	0.05		
A3	0	.20 REF			
b	0.35	0.40	0.45		
D	3	3.00 BSC			
D2	1.00	1.10	1.20		
D3	0.65	0.75	0.85		
Е	3	.00 BSC	;		
E2	1.50	1.60	1.70		
е	0	.95 BSC	;		
K	0.21				
L	0.30	0.40	0.50		
H1	0.05 REF				
H2	0.40 REF				

SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and reasonable attorney fees andising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons and sensing out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized to applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative