

V_{DRM}	= 8000	V
V_{DSM}	= 8500	V
$I_{T(AV)M}$	= 1200	A
$I_{T(RMS)}$	= 1880	A
I_{TSM}	= 35×10^3	A
$V_{(T0)}$	= 1.25	V
r_T	= 0.48	mW

Phase Control Thyristor

5STP 12N8500

Doc. No. 5SYA1044-02 Nov. 04

- Patented free-floating silicon technology
- Low on-state and switching losses
- Designed for traction, energy and industrial applications
- Optimum power handling capability
- Interdigitated amplifying gate

Blocking

Maximum rated values ¹⁾

Symbol	Conditions	5STP 12N8500	5STP 12N8200	5STP 12N7800
V_{DSM}, V_{RSM}	$f = 5 \text{ Hz}, t_p = 10 \text{ ms}$	8500 V	8200 V	7800 V
V_{DRM}, V_{RRM}	$f = 50 \text{ Hz}, t_p = 10 \text{ ms}$	8000 V	7700 V	7300 V
V_{RSM}	$t_p = 5 \text{ ms, single pulse}$	9000 V	8600 V	8200 V
dV/dt_{crit}	Exp. to 5360 V, $T_{vj} = 90^\circ\text{C}$		2000 V/ μs	

Characteristic values

Parameter	Symbol	Conditions	min	typ	max	Unit
Forward leakage current	I_{DSM}	$V_{DSM}, T_{vj} = 90^\circ\text{C}$			1000	mA
Reverse leakage current	I_{RSM}	$V_{RSM}, T_{vj} = 90^\circ\text{C}$			400	mA

Mechanical data

Maximum rated values ¹⁾

Parameter	Symbol	Conditions	min	typ	max	Unit
Mounting force	F_M		81	90	108	kN
Acceleration	a	Device unclamped			50	m/s^2
Acceleration	a	Device clamped			100	m/s^2

Characteristic values

Parameter	Symbol	Conditions	min	typ	max	Unit
Weight	m				2.9	kg
Housing thickness	H	$F_M = 90 \text{ kN}, T_a = 25^\circ\text{C}$	35.3		36	mm
Surface creepage distance	D_S		56			mm
Air strike distance	D_a		22			mm

1) Maximum rated values indicate limits beyond which damage to the device may occur

ABB Switzerland Ltd, Semiconductors reserves the right to change specifications without notice.



On-state

Maximum rated values ¹⁾

Parameter	Symbol	Conditions	min	typ	max	Unit
Average on-state current	$I_{T(AV)M}$	Half sine wave, $T_c = 70^\circ\text{C}$			1200	A
RMS on-state current	$I_{T(RMS)}$				1880	A
Peak non-repetitive surge current	I_{TSM}	$t_p = 10 \text{ ms}, T_{vj} = 90^\circ\text{C}, V_D = V_R = 0 \text{ V}$			35×10^3	A
Limiting load integral	I^2t				6.13×10^6	A^2s
Peak non-repetitive surge current	I_{TSM}	$t_p = 8.3 \text{ ms}, T_{vj} = 90^\circ\text{C}, V_D = V_R = 0 \text{ V}$			38×10^3	A
Limiting load integral	I^2t				5.99×10^6	A^2s

Characteristic values

Parameter	Symbol	Conditions	min	typ	max	Unit
On-state voltage	V_T	$I_T = 1500 \text{ A}, T_{vj} = 90^\circ\text{C}$			2	V
Threshold voltage	$V_{(TO)}$	$I_T = 700 \text{ A} - 2100 \text{ A}, T_{vj} = 90^\circ\text{C}$			1.25	V
Slope resistance	r_T				0.48	$\text{m}\Omega$
Holding current	I_H	$T_{vj} = 25^\circ\text{C}$			150	mA
		$T_{vj} = 90^\circ\text{C}$			125	mA
Latching current	I_L	$T_{vj} = 25^\circ\text{C}$			600	mA
		$T_{vj} = 90^\circ\text{C}$			800	mA

Switching

Maximum rated values ¹⁾

Parameter	Symbol	Conditions	min	typ	max	Unit
Critical rate of rise of on-state current	di/dt_{crit}	$T_{vj} = 90^\circ\text{C}, I_{TRM} = 2000 \text{ A}, f = 50 \text{ Hz}$			250	$\text{A}/\mu\text{s}$
Critical rate of rise of on-state current	di/dt_{crit}	$V_D \leq 5360 \text{ V}, I_{FG} = 1 \text{ A}, t_r = 0.5 \mu\text{s}$			1000	$\text{A}/\mu\text{s}$
Circuit-commutated turn-off time	t_q	$T_{vj} = 90^\circ\text{C}, I_{TRM} = 2000 \text{ A}, V_R = 200 \text{ V}, di_T/dt = -1 \text{ A}/\mu\text{s}, V_D \leq 0.67 \cdot V_{DRM}, dv_D/dt = 20 \text{ V}/\mu\text{s}$	600			μs

Characteristic values

Parameter	Symbol	Conditions	min	typ	max	Unit
Recovery charge	Q_{fr}	$T_{vj} = 90^\circ\text{C}, I_{TRM} = 1 \text{ A}, V_R = 200 \text{ V}, di_T/dt = -1 \text{ A}/\mu\text{s}$	2800		3400	μAs
Gate turn-on delay time	t_{gd}	$V_D = 0.4 \cdot V_{RM}, I_{FG} = 2 \text{ A}, t_r = 0.5 \mu\text{s}, T_{vj} = 25^\circ\text{C}$			3	μs

Triggering

Maximum rated values¹⁾

Parameter	Symbol	Conditions	min	typ	max	Unit
Peak forward gate voltage	V_{FGM}				12	V
Peak forward gate current	I_{FGM}				10	A
Peak reverse gate voltage	V_{RGM}				10	V
Average gate power loss	$P_{G(AV)}$				see Fig. 9	

Characteristic values

Parameter	Symbol	Conditions	min	typ	max	Unit
Gate-trigger voltage	V_{GT}	$T_{vj} = 25^\circ C$			2.6	V
Gate-trigger current	I_{GT}	$T_{vj} = 25^\circ C$			400	mA
Gate non-trigger voltage	V_{GD}	$V_D = 0.4 \times V_{DRM}, T_{vjmax} = 90^\circ C$	0.3			V
Gate non-trigger current	I_{GD}	$V_D = 0.4 \times V_{DRM}, T_{vjmax} = 90^\circ C$	10			mA

Thermal

Maximum rated values¹⁾

Parameter	Symbol	Conditions	min	typ	max	Unit
Operating junction temperature range	T_{vj}				90	°C
Storage temperature range	T_{stg}		-40		140	°C

Characteristic values

Parameter	Symbol	Conditions	min	typ	max	Unit
Thermal resistance junction to case	$R_{th(j-c)}$	Double-side cooled $F_m = 81...108$ kN			5.7	K/kW
	$R_{th(j-c)A}$	Anode-side cooled $F_m = 81...108$ kN			11.4	K/kW
	$R_{th(j-c)C}$	Cathode-side cooled $F_m = 81...108$ kN			11.4	K/kW
Thermal resistance case to heatsink	$R_{th(c-h)}$	Double-side cooled $F_m = 81...108$ kN			1	K/kW
	$R_{th(c-h)}$	Single-side cooled $F_m = 81...108$ kN			2	K/kW

Analytical function for transient thermal impedance:

$$Z_{th(j-c)}(t) = \sum_{i=1}^n R_{th i} (1 - e^{-t/t_i})$$

i	1	2	3	4
$R_{th i}$ (K/kW)	3.400	1.260	0.680	0.350
τ_i (s)	0.8685	0.1572	0.0219	0.0078




Fig. 1 Transient thermal impedance junction-to case.

On-state characteristic model:

$$VT = A + B \cdot iT + C \cdot \ln(iT + 1) + D \cdot \sqrt{iT}$$

Valid for $i_T = 200 - 4000$ A

A	B	C	D
1.9700e+0	-1.8000e-4	-3.0000e-1	6.2000e-2




Fig. 2 On-state characteristics.
 $T_j=125^\circ\text{C}$, 10ms half sine




Fig. 3 Max. on-state voltage characteristics




Fig. 4 On-state power dissipation vs. mean on-state current. Turn-on losses excluded.




Fig. 5 Max. permissible case temperature vs. mean on-state current.




Fig. 6 Surge on-state current vs. pulse length. Half-sine wave.




Fig. 7 Surge on-state current vs. number of pulses. Half-sine wave, 10 ms, 50Hz.




Fig. 8 Recommended gate current waveform.




Fig. 9 Max. peak gate power loss.




Fig. 10 Recovery charge vs. decay rate of on-state current.




Fig. 11 Peak reverse recovery current vs. decay rate of on-state current.




Fig. 12 Device Outline Drawing.

Related application notes:

Doc. Nr	Titel
5SYA2020	Design of RC-Snubber for Phase Control Applications
5SYA2034	Gate-drive Recommendations for PCT's
5SYA 2036	Recommendations regarding mechanical clamping of Press Pack High Power Semiconductors

Please refer to <http://www.abb.com/semiconductors> for actual versions.

ABB Switzerland Ltd, Semiconductors reserves the right to change specifications without notice.



ABB Switzerland Ltd
Semiconductors
 Fabrikstrasse 3
 CH-5600 Lenzburg, Switzerland

Doc. No. 5SYA1044-02 Nov. 04

Telephone +41 (0)58 586 1419
 Fax +41 (0)58 586 1306
 Email abbsem@ch.abb.com
 Internet www.abb.com/semiconductors