

### **UHF ASK Receiver**

### **Description**

The U3745BM is a multi-chip PLL receiver device supplied in an SO20 package. It has been specially developed for the demands of RF low-cost data transmission systems with low data rates from 1 kBaud to 10 kBaud in Manchester or Bi-phase code. The receiver is well suited to operate with Atmel Wireless & Microcontrollers' PLL RF transmitter U2745B. It can be used in the frequency receiving range of  $f_0 = 310$  MHz to 440 MHz for ASK

data transmission. All the statements made below refer to 433.92-MHz and 315-MHz applications.

The main applications of the U3745BM are in the areas of outside temperature metering, socket control, garage door opener, consumption metering, light/ fan or air-condition control, jalousies, wireless keyboard and various other consumer market applications.

### **Features**

- Supply voltage 4.5 V to 5.5 V, operating temperature range –40°C to 85°C
- Minimal external circuitry requirements, no RF components on the PC board except matching to the receiver antenna
- High sensitivity, especially at low data rates
- Sensitivity reduction possible even while receiving
- Fully integrated VCO
- Low power consumption due to configurable self polling with a programmable timeframe check
- Single-ended RF input for easy matching to λ/4 antenna or printed antenna on PCB

- Low-cost solution due to high integration level
- ESD protection according to MIL-STD. 883 (4KV HBM) except Pin POUT (2KV HBM)
- High image frequency suppression due to 1 MHz IF in conjunction with a SAW front-end filter. Up to 40 dB is thereby achievable with newer SAWs.
- Programmable output port for sensitivity selection or for controlling external periphery
- Communication to μC possible via a single, bi-directional data line
- Power management (polling) is also possible by means of a separate pin via the μC

### **System Block Diagram**




Figure 1. System block diagram

Rev. A2, 28-Sep-00 1 (24)



## **Ordering Information**

Extended Type Number	Package	Remarks
U3745BM-MFL	SO20	Tube
U3745BM-MFLG3	SO20	Taped and reeled

## **Pin Description**




Figure 2. Pinning SO20

Pin	Symbol	Function
1	n.c.	Not connected
2	ASK	ASK high
3	CDEM	Lower cut-off frequency data filter
4	AVCC	Analog power supply
5	AGND	Analog ground
6	DGND	Digital ground
7	MIXVCC	Power supply mixer
8	LNAGND	High-frequency ground LNA and mixer
9	LNA_IN	RF input
10	n.c.	Not connected
11	LFVCC	Power supply VCO
12	LF	Loop filter
13	LFGND	Ground VCO
14	XTO	Crystal oscillator
15	DVCC	Digital power supply
16	MODE	Selecting 433.92 MHz /315 MHz Low: 4.90625 MHz (USA) High: 6.76438 (Europe)
17	POUT	Programmable output port
18	TEST	Test pin, during operation at GND
19	ENABLE	Enables the polling mode Low: polling mode off (sleep mode) H: polling mode on (active mode)
20	DATA	Data output / configuration input



### **Block Diagram**




Figure 3. Block diagram

### **RF Front End**

The RF front end of the receiver is a heterodyne configuration that converts the input signal into a 1-MHz IF signal. According to figure 3, the front end consists of an LNA (low noise amplifier), LO (local oscillator), a mixer and RF amplifier.

The LO generates the carrier frequency for the mixer via a PLL synthesizer. The XTO (crystal oscillator) generates the reference frequency  $f_{\rm XTO}$ . The VCO (voltage-controlled oscillator) generates the drive voltage frequency  $f_{\rm LO}$  for the mixer.  $f_{\rm LO}$  is dependent on the voltage at Pin LF.  $f_{\rm LO}$  is divided by factor 64. The divided frequency is compared to  $f_{\rm XTO}$  by the phase frequency detector. The current output of the phase frequency detector is connected to a passive loop filter and thereby generates the control voltage  $V_{\rm LF}$  for the VCO. By means of that con-

figuration,  $V_{LF}$  is controlled in a way that  $f_{LO}/64$  is equal to  $f_{XTO}$ . If  $f_{LO}$  is determined,  $f_{XTO}$  can be calculated using the following formula:

$$f_{XTO} = f_{LO}/64$$

The XTO is a one-pin oscillator that operates at the series resonance of the quartz crystal. According to figure 4, the crystal should be connected to GND via a capacitor CL. The value of that capacitor is recommended by the crystal supplier. The value of CL should be optimized for the individual board layout to achieve the exact value of  $f_{\rm XTO}$  and hereby of  $f_{\rm LO}$ . When designing the system in terms of receiving bandwidth, the accuracy of the crystal and the XTO must be considered.

Rev. A2, 28-Sep-00 3 (24)






Figure 4. PLL peripherals

The passive loop filter connected to Pin LF is designed for a loop bandwidth of BLoop = 100 kHz. This value for BLoop exhibits the best possible noise performance of the LO. Figure 4 shows the appropriate loop filter components to achieve the desired loop bandwidth. If the filter components are changed for any reason, please note that the maximum capacitive load at Pin LF is limited. If the capacitive load is exceeded, a bitcheck may no longer be possible since  $f_{\rm LO}$  cannot settle in time before the bitcheck starts to evaluate the incoming data stream. Self polling does therefore also not work in that case.

 $f_{LO}$  is determined by the RF input frequency  $f_{RF}$  and the IF frequency  $f_{IF}$  using the following formula:

$$f_{LO} = f_{RF} - f_{IF}$$

To determine  $f_{LO}$ , the construction of the IF filter must be considered at this point. The nominal IF frequency is  $f_{IF} = 1$  MHz. To achieve a good accuracy of the filter's corner frequencies, the filter is tuned by the crystal frequency  $f_{XTO}$ . This means that there is a fixed relation between  $f_{IF}$  and  $f_{LO}$ . that depends on the logic level at pin mode. This is described by the following formulas:

$$MODE = 0 (USA) f_{IF} = \frac{f_{LO}}{314}$$

$$MODE = 1 (Europe) f_{IF} = \frac{f_{LO}}{432.92}$$

The relation is designed to achieve the nominal IF frequency of  $f_{IF}=1\,$  MHz for most applications. For applications where  $f_{RF}=315\,$  MHz, MODE must be set to '0'. In the case of  $f_{RF}=433.92\,$  MHz, MODE must be set to '1'. For other RF frequencies,  $f_{IF}$  is not equal to 1 MHz.  $f_{IF}$  is then dependent on the logical level at Pin MODE and on  $f_{RF}$ . Table 1 summarizes the different conditions.

The RF input either from an antenna or from a generator must be transformed to the RF input Pin LNA\_IN. The input impedance of that pin is provided in the electrical parameters. The parasitic board inductances and capacitances also influence the input matching. The RF receiver U3745BM exhibits its highest sensitivity at the best signal-to-noise ratio in the LNA. Hence, noise matching is the best choice for designing the transformation network.

A good practice when designing the network is to start with power matching. From that starting point, the values of the components can be varied to some extent to achieve the best sensitivity.

If a SAW is implemented into the input network, a mirror frequency suppression of  $\Delta P_{Ref}=40~dB$  can be achieved. There are SAWs available that exhibit a notch at  $\Delta f=2~MHz.$  These SAWs work best for an intermediate frequency of IF = 1 MHz. The selectivity of the receiver is also improved by using a SAW. In typical automotive applications, a SAW is used.

Figure 5 shows a typical input matching network for  $f_{RF}=315$  MHz and  $f_{RF}=433.92$  MHz using a SAW. Figure 6 illustrates an according input matching to 50  $\Omega$  without a SAW. The input matching networks shown in figure 6 are the reference networks for the parameters given in the electrical characteristics.

Table 1. Calculation of LO and IF frequency

Conditions	Local Oscillator Frequency	Intermediate Frequency
$f_{RF} = 315 \text{ MHz}, \text{ MODE} = 0$	$f_{LO} = 314 \text{ MHz}$	$f_{IF} = 1 \text{ MHz}$
$f_{RF} = 433.92 \text{ MHz}, \text{ MODE} = 1$	$f_{LO} = 432.92 \text{ MHz}$	$f_{IF} = 1 \text{ MHz}$
$300 \text{ MHz} < f_{RF} < 365 \text{ MHz}, \text{ MODE} = 0$	$f_{LO} = \frac{f_{RF}}{1 + \frac{1}{314}}$	$f_{IF} = \frac{f_{LO}}{314}$
$365 \text{ MHz} < f_{RF} < 450 \text{ MHz}, \text{ MODE} = 1$	$f_{LO} = \frac{f_{RF}}{1 + \frac{1}{432.92}}$	$f_{IF} = \frac{f_{RF}}{432.92}$






Figure 5. Input matching network with SAW filter




Figure 6. Input matching network without SAW filter

Please note that for all coupling conditions (see figures 5 and 6), the bond wire inductivity of the LNA ground is compensated. C3 forms a series resonance circuit together with the bond wire. L=25~nH is a feed inductor to establish a DC path. Its value is not critical but must be large enough not to detune the series resonance circuit. For cost reduction, this inductor can be easily printed on the PCB. This configuration improves the sensitivity of the receiver by about 1 dB to 2 dB.

### **Analog Signal Processing**

### IF Amplifier

The signals coming from the RF front end are filtered by the fully integrated 4th-order IF filter. The IF center frequency is  $f_{\rm IF}=1$  MHz for applications where  $f_{\rm RF}=315$  MHz or  $f_{\rm RF}=433.92$  MHz is used. For other

RF input frequencies, refer to table 1 to determine the center frequency.

The receiver U3745BM employs an IF bandwidth of  $B_{IF} = 600 \ \text{kHz}$ . This IC can be used together with the U2745B. SAW transmitters exhibit much higher transmit frequency tolerances compared to PLL transmitters. Generally, it is necessary to use  $B_{IF} = 600 \ \text{kHz}$  together with such transmitters.

Rev. A2, 28-Sep-00 5 (24)



### **RSSI** Amplifier

The subsequent RSSI amplifier enhances the output signal of the IF amplifier before it is fed into the demodulator. The dynamic range of this amplifier is  $DR_{RSSI} = 60 \text{ dB}$ . If the RSSI amplifier is operated within its linear range, the best S/N ratio is maintained in ASK mode. If the dynamic range is exceeded by the transmitter signal, the S/N ratio is defined by the ratio of the maximum RSSI output voltage and the RSSI output voltage due to a disturber. The dynamic range of the RSSI amplifier is exceeded if the RF input signal is about 60 dB higher compared to the RF input signal at full sensitivity.

Since different RF input networks may exhibit slightly different values for the LNA gain, the sensitivity values given in the electrical characteristics refer to a specific input matching. This matching is illustrated in figure 6 and exhibits the best possible sensitivity.

### **Demodulator and Data Filter**

The signal coming from the RSSI amplifier is converted into the raw data signal by the ASK demodulator.

In ASK mode, an automatic threshold control circuit (ATC) is employed to set the detection reference voltage to a value where a good signal-to-noise ratio is achieved. This circuit also implies the effective suppression of any kind of inband noise signals or competing transmitters. If the S/N ratio exceeds 10 dB, the data signal can be detected properly.

The output signal of the demodulator is filtered by the data filter before it is fed into the digital signal processing circuit. The data filter improves the S/N ratio as its passband can be adopted to the characteristics of the data signal. The data filter consists of a 1st-order highpass and a 1st-order lowpass filter.

The highpass filter cut-off frequency is defined by an external capacitor connected to Pin CDEM. The cut-off frequency of the highpass filter is defined by the following formula:

$$fcu\_DF = \frac{1}{2 \times \pi \times 30 \text{ k}\Omega \times CDEM}$$

In self-polling mode, the data filter must settle very rapidly to achieve a low current consumption. Therefore, CDEM cannot be increased to very high values if self polling is used. On the other hand, CDEM must be large enough to meet the data filter requirements according to the data signal. Recommended values for CDEM are given in the electrical characteristics.

The cut-off frequency of the lowpass filter is defined by the selected baudrate range (BR\_Range). BR\_Range is defined in the OPMODE register (refer to chapter 'Configuration of the Receiver'). BR\_Range must be set in accordance to the used baudrate.

The U3745BM is designed to operate with data coding where the DC level of the data signal is 50%. This is valid for Manchester and Bi-phase coding. If other modulation schemes are used, the DC level should always remain within the range of  $V_{DC\_min} = 33\%$  and  $V_{DC\_max} = 66\%$ . The sensitivity may be reduced by up to 1.5 dB in that condition.

Each BR\_Range is also defined by a minimum and a maximum edge-to-edge time ( $t_{ee\_sig}$ ). These limits are defined in the electrical characteristics. They should not be exceeded to maintain full sensitivity of the receiver.

### **Receiving Characteristics**

The RF receiver U3745BM can be operated with and without a SAW front end filter. The selectivity with and without a SAW front end filter is illustrated in figure 7. This example relates to ASK mode of the U3745BM. Note that the mirror frequency is reduced by 40 dB. The plots are printed relatively to the maximum sensitivity. If a SAW filter is used, an insertion loss of about 4 dB must be considered.

When designing the system in terms of receiving bandwidth, the LO deviation must be considered as it also determines the IF center frequency. The total LO deviation is calculated to be the sum of the deviation of the crystal and the XTO deviation of the U3745BM. Low-cost crystals are specified to be within  $\pm 100$  ppm. The XTO deviation of the U3745BM is an additional deviation due to the XTO circuit. This deviation is specified to be  $\pm 50$  ppm. If a crystal of  $\pm 100$  ppm is used, the total deviation is  $\pm 150$  ppm in that case. Note that the receiving bandwidth and the IF-filter bandwidth are equivalent in ASK mode.




Figure 7. Receiving frequency response



### **Polling Circuit and Control Logic**

The receiver is designed to consume less than 1 mA while being sensitive to signals from a corresponding transmitter. This is achieved via the polling circuit. This circuit enables the signal path periodically for a short time. During this time the bitcheck logic verifies the presence of a valid transmitter signal. Only if a valid signal is detected the receiver remains active and transfers the data to the connected  $\mu C$ . If there is no valid signal present, the receiver is in sleep mode most of the time resulting in low current consumption. This condition is called polling mode. A connected  $\mu C$  is disabled during that time.

All relevant parameters of the polling logic can be configured by the connected  $\mu C$ . This flexibility enables the user to meet the specifications in terms of current consumption, system response time, data rate etc.

Regarding the number of connection wires to the  $\mu C$ , the receiver is very flexible. It can be either operated by a single bi-directional line to save ports to the connected  $\mu C$ . Or it can be operated by up to three uni-directional ports.

### **Basic Clock Cycle of the Digital Circuitry**

The complete timing of the digital circuitry and the analog filtering is derived from one clock. According to figure 8, this clock cycle  $T_{Clk}$  is derived from the crystal oscillator (XTO) in combination with a divider. The division factor is controlled by the logical state at Pin MODE. According to chapter 'RF Front End', the frequency of the crystal oscillator ( $f_{XTO}$ ) is defined by the RF input signal ( $f_{RFin}$ ) which also defines the operating frequency of the local oscillator ( $f_{LO}$ ).




Figure 8. Generation of the basic clock cycle

Pin MODE can now be set in accordance with the desired clock cycle  $T_{Clk}$ .  $T_{Clk}$  controls the following application-relevant parameters:

- Timing of the polling circuit including bitcheck
- Timing of the analog and digital signal processing
- Timing of the register programming
- Frequency of the reset marker
- IF filter center frequency (f<sub>IF0</sub>)

Most applications are dominated by two transmission frequencies:  $f_{Send} = 315$  MHz is mainly used in USA,  $f_{Send} = 433.92$  MHz in Europe. In order to ease the usage of all  $T_{Clk}$ -dependent parameters, the electrical characteristics display three conditions for each parameter.

- Application USA  $(f_{XTO} = 4.90625 \text{ MHz}, MODE = L, T_{Clk} = 2.0383 \mu s)$
- Application Europe  $(f_{XTO} = 6.76438 \text{ MHz}, MODE = H, T_{Clk} = 2.0697 \mu s)$
- Other applications
   (T<sub>Clk</sub> is dependent on f<sub>XTO</sub> and on the logical state of Pin MODE. The electrical characteristic is given as a function of T<sub>Clk</sub>).

The clock cycle of some function blocks depends on the selected baud rate range (BR\_Range) which is defined in the OPMODE register. This clock cycle T<sub>XClk</sub> is defined by the following formulas for further reference:

$$\begin{array}{l} BR\_Range = BR\_Range0: \ T_{XClk} = 8 \times T_{Clk} \\ BR\_Range1: \ T_{XClk} = 4 \times T_{Clk} \\ BR\_Range2: \ T_{XClk} = 2 \times T_{Clk} \\ BR\_Range3: \ T_{XClk} = 1 \times T_{Clk} \end{array}$$

### **Polling Mode**

According to figure 5, the receiver stays in polling mode in a continuous cycle of three different modes. In sleep mode, the signal processing circuitry is disabled for the time period  $T_{Sleep}$  while consuming low current of  $I_S = I_{Soff}$ . During the start-up period,  $T_{Startup}$ , all signal processing circuits are enabled and settled. In the following bitcheck mode, the incoming data stream is analyzed bit by bit contra a valid transmitter signal. If no valid signal is present, the receiver is set back to sleep mode after the period  $T_{Bitcheck}$ . This period varies check by check as it is a statistical process. An average value for  $T_{Bitcheck}$  is given in the electrical characteristics. During  $T_{Startup}$  and  $T_{Bitcheck}$  the current consumption is  $I_S = I_{Son}$ . The average current consumption in polling mode is dependent on the duty cycle of the active mode and can be calculated as:

$$I_{Spoll} = \frac{I_{Soff} \times T_{Sleep} \, + \, I_{Son} \, \times \, (T_{Startup} \, + \, T_{Bitcheck})}{T_{Sleep} \, + \, T_{Startup} \, + \, T_{Bitcheck}}$$

Rev. A2, 28-Sep-00 7 (24)



During  $T_{Sleep}$  and  $T_{Startup}$ , the receiver is not sensitive to a transmitter signal. To guarantee the reception of a transmitted command, the transmitter must start the telegram with an adequate preburst. The required length of the preburst is dependent on the polling parameters  $T_{Sleep}$ ,  $T_{Startup}$ ,  $T_{Bitcheck}$  and the startup time of a connected  $\mu C$  ( $T_{Start,\mu C}$ ).  $T_{Bitcheck}$  thus depends on the actual bitrate and the number of bits ( $N_{Bitcheck}$ ) to be tested.

The following formula indicates how to calculate the preburst length.

$$T_{Preburst} \ge T_{Sleep} + T_{Startup} + T_{Bitcheck} + T_{Start\_\mu C}$$

#### Sleep Mode

The length of period  $T_{Sleep}$  is defined by the 5-bit word Sleep of the OPMODE register, the extension factor XSleep, according to table 10, and the basic clock cycle  $T_{Clk}$ . It is calculated to be:

$$T_{Sleep} = Sleep \times X_{Sleep} \times 1024 \times T_{Clk}$$

In US- and European applications, the maximum value of  $T_{Sleep}$  is about 60 ms if XSleep is set to 1. The time resolution is about 2 ms in that case. The sleep time can be

extended to almost half a second by setting XSleep to 8. XSleep can be set to 8 by bit XSleep<sub>Std</sub> or by bit XSleep<sub>Temp</sub> resulting in a different mode of action as described below:

 $XSleep_{Std} = 1$  implies the standard extension factor. The sleep time is always extended.

XSleep<sub>Temp</sub> = 1 implies the temporary extension factor. The extended sleep time is used as long as every bitcheck is OK. If the bitcheck fails once, this bit is set back to 0 automatically resulting in a regular sleep time. This functionality can be used to save current in presence of a modulated disturber similar to an expected transmitter signal. The connected  $\mu C$  is activated rarely in that condition. If the disturber disappears, the receiver switches back to regular polling and is again sensitive to appropriate transmitter signals.

According to table 7, the highest register value of Sleep sets the receiver a permanent sleep condition. The receiver remains in that condition until another value for Sleep is programmed into the OPMODE register. This function is desirable where several devices share a single data line.






Figure 9. Polling mode flow chart




Figure 10. Timing diagram for complete successful bitcheck

Rev. A2, 28-Sep-00 9 (24)



#### **Bitcheck Mode**

In bitcheck mode, the incoming data stream is examined to distinguish between a valid signal from a corresponding transmitter and signals due to noise. This is done by subsequent time frame checks where the distances between 2 signal edges are continuously compared to a programmable time window. The maximum count of this edge-to-edge tests before the receiver switches to receiving mode is also programmable.

#### Configuring the Bitcheck

Assuming a modulation scheme that contains 2 edges per bit, two time frame checks are verifying one bit. This is valid for Manchester, Bi-phase and most other modulation schemes. The maximum count of bits to be checked can be set to 0, 3, 6 or 9 bits via the variable N<sub>Bitcheck</sub> in the OPMODE register. This implies 0, 6, 12 and 18 edge-to-edge checks respectively. If N<sub>Bitcheck</sub> is set to a higher value, the receiver is less likely to switch to receiving mode due to noise. In the presence of a valid transmitter signal, the bitcheck takes less time if N<sub>Bitcheck</sub> is set to a lower value. In polling mode, the bitcheck time is not dependent on N<sub>Bitcheck</sub>. Figure 10 shows an example where 3 bits are tested successfully and the data signal is transferred to Pin DATA.

According to figure 11, the time window for the bitcheck is defined by two separate time limits. If the edge-to-edge time  $t_{ee}$  is in between the lower bitcheck limit  $T_{Lim\_min}$  and the upper bitcheck limit  $T_{Lim\_max}$ , the check will be continued. If  $t_{ee}$  is smaller than  $T_{Lim\_min}$  or  $t_{ee}$  exceeds  $T_{Lim\_max}$ , the bitcheck will be terminated and the receiver switches to sleep mode.




Figure 11. Valid time window for bitcheck

For best noise immunity it is recommended to use a low span between  $T_{Lim\_min}$  and  $T_{Lim\_max}.$  This is achieved using a fixed frequency at a 50% duty cycle for the transmitter preburst. A '11111...' or a '10101...' sequence in Manchester or Bi-phase is a good choice concerning that advice. A good compromise between receiver sensitivity and susceptibility to noise is a time window of  $\pm\,25\%$  regarding the expected edge-to-edge time  $t_{ee}.$  Using preburst patterns that contain various edge-to-edge time periods, the bitcheck limits must be programmed according to the required span.

The bitcheck limits are determined by means of the formula below:

$$\begin{split} T_{Lim\_min} &= Lim\_min \times T_{XClk} \\ T_{Lim\_max} &= (Lim\_max - 1) \times T_{XClk} \end{split}$$

Lim\_min and Lim\_max are defined by a 5-bit word each within the LIMIT register.

Using above formulas, Lim\_min and Lim\_max can be determined according to the required  $T_{Lim\_min}$ ,  $T_{Lim\_max}$  and  $T_{XClk}$ . The time resolution when defining  $T_{Lim\_min}$  and  $T_{Lim\_max}$  is  $T_{XClk}$ . The minimum edge-to-edge time  $t_{ee}$  ( $t_{DATA\_L\_min}$ ,  $t_{DATA\_H\_min}$ ) is defined according to the chapter 'Receiving Mode'. Due to this, the lower limit should be set to Lim\_min  $\geq 10$ . The maximum value of the upper limit is Lim\_max = 63.

Figures 12, 13 and 14 illustrate the bitcheck for the default bitcheck limits Lim\_min = 14 and Lim\_max = 24. When the IC is enabled, the signal processing circuits are enabled during  $T_{Startup}$ . The output of the demodulator (Dem\_out) is undefined during that period. When the bitcheck becomes active, the bitcheck counter is clocked with the cycle  $T_{XClk}$ .

Figure 12 shows how the bitcheck proceeds if the bitcheck counter value CV\_Lim is within the limits defined by Lim\_min and Lim\_max at the occurrence of a signal edge. In figure 14, the bitcheck fails as the value CV\_lim is lower than the limit Lim\_min. The bitcheck also fails if CV\_Lim reaches Lim\_max. This is illustrated in figure 15.




Figure 12. Timing diagram during bitcheck






Figure 13. Timing diagram for failed bitcheck (condition: CV\_Lim < Lim\_min)




Figure 14. Timing diagram for failed bitcheck (condition: CV\_Lim ≥ Lim\_max)

#### **Duration of the Bitcheck**

If no transmitter signal is present during the bitcheck, the output of the demodulator delivers random signals. The bitcheck is a statistical process and  $T_{Bitcheck}$  varies for each check. Therefore, an average value for  $T_{Bitcheck}$  is given in the electrical characteristics.  $T_{Bitcheck}$  depends on the selected baudrate range and on  $T_{Clk}$ . A higher baudrate range causes a lower value for  $T_{Bitcheck}$  resulting in a lower current consumption for polling mode.

In the presence of a valid transmitter signal,  $T_{Bitcheck}$  is dependant on the frequency of that signal,  $f_{Sig}$  and the count of the checked bits,  $N_{Bitcheck}$ . A higher value for  $N_{Bitcheck}$  thereby results in a longer period for  $T_{Bitcheck}$  requiring a higher value for the transmitter pre-burst  $T_{Preburst}$ .

### **Receiving Mode**

If the bitcheck has been successful for all bits specified by  $N_{Bitcheck}$ , the receiver switches to receiving mode. According to figure 11, the internal data signal is switched to Pin DATA in that case. A connected  $\mu C$  can be woken up by the negative edge at Pin DATA. The receiver stays in that condition until it is switched back to polling mode explicitly.

#### **Digital Signal Processing**

The data from the demodulator (Dem\_out) is digitally processed in different ways and as a result converted into the output signal data. This processing depends on the selected baudrate range (BR\_Range). Figure 15 illustrates how Dem\_out is synchronized by the extended clock cycle T<sub>XClk</sub>. This clock is also used for the Bitcheck counter. Data can change its state only after TXClk elapsed. The edge-to-edge time period tee of the Data signal as a result is always an integral multiple of T<sub>XClk</sub>. The minimum time period between two edges of the data signal is limited to  $t_{ee} \ge T_{DATA\_min}$ . This implies an efficient suppression of spikes at the DATA output. At the same time, it limits the maximum frequency of edges at DATA. This eases the interrupt handling of a connected  $\mu C.\ T_{DATA\_min}$  is to some extent affected by the preceding edge-to-edge time interval tee as illustrated in figure 16. If tee is in between the specified bitcheck limits, the following level is frozen for the time period  $T_{DATA\_min} = tmin1$ , in case of  $t_{ee}$  being outside that bitcheck limits  $T_{DATA\_min} = tmin2$  is the relevant stable time period.

The maximum time period for DATA to be Low is limited to T<sub>DATA\_L\_max</sub>. This function ensures a finite response time during programming or switching off the receiver via Pin DATA. T<sub>DATA\_L\_max</sub> is thereby longer than the maximum time period indicated by the transmitter data stream. Figure 17 gives an example where Dem\_out remains Low after the receiver has switched to receiving mode.

Rev. A2, 28-Sep-00






Figure 15. Synchronization of the demodulator output




Figure 16. Debouncing of the demodulator output




Figure 17. Steady L state limited DATA output pattern after transmission

After the end of a data transmission, the receiver remains active and random noise pulses appear at Pin DATA. The edge-to-edge time period tee of the majority of these noise pulses is equal to or slightly higher than T<sub>DATA\_min</sub>.

### Switching the Receiver Back to Sleep Mode

The receiver can be set back to polling mode via Pin DATA or via Pin ENABLE.

When using Pin DATA, this pin must be pulled to Low for the period t1 by the connected  $\mu$ C. Figure 18 illustrates the timing of the OFF command (see also figure 22). The minimum value of t1 depends on BR\_Range. The maximum value for t1 is not limited but it is recommended not to exceed the specified value to prevent erasing the reset marker. This item is explained in more detail in the chapter 'Configuration of the Receiver'. Setting the receiver to sleep mode via DATA is achieved by programming bit

1 of the OPMODE register to be '1'. Only one sync pulse (t3) is issued.

The duration of the OFF command is determined by the sum of t1, t2 and t10. After the OFF command, the sleep time  $T_{Sleep}$  elapses. Note that the capacitive load at Pin DATA is limited. The resulting time constant  $\tau$  together with an optional external pull-up resistor may not be exceeded to ensure proper operation.

If the receiver is set to polling mode via Pin ENABLE, an 'L' pulse  $(T_{Doze})$  must be issued at that pin. Figure 19 illustrates the timing of that command. After the positive edge of this pulse, the sleep time  $T_{Sleep}$  elapses. The receiver remains in sleep mode as long as ENABLE is held to 'L'. If the receiver is polled exclusively by a  $\mu C,\,T_{Sleep}$  can be programmed to 0 to enable a instantaneous response time. This command is the faster option than via Pin DATA at the cost of an additional connection to the  $\mu C.$ 






Figure 18. Timing diagram of the OFF-command via Pin DATA




Figure 19. Timing diagram of the OFF-command via Pin ENABLE

### **Configuration of the Receiver**

The U3745BM receiver is configured via two 12-bit RAM registers called OPMODE and LIMIT. The registers can be programmed by means of the bi-directional DATA port. If the register contents have changed due to a voltage drop, this condition is indicated by a certain output pattern called reset marker (RM). The receiver must be reprogrammed in that case. After a power-on reset (POR), the registers are set to default mode. If the receiver is operated in default mode, there is no need to program the registers.

Table 3 shows the structure of the registers. According to table 2, bit 1 defines if the receiver is set back to polling mode via the OFF command, (see chapter 'Receiving Mode') or if it is programmed. Bit 2 represents the register address. It selects the appropriate register to be programmed.

Table 2. Effect of Bit 1 and Bit 2 in programming the registers

Bit 1	Bit 2	Action
1	X	The receiver is set back to polling mode (OFF command)
		, ,
0	1	The OPMODE register is programmed
0	0	The LIMIT register is programmed

Table 4 and the following illustrate the effect of the individual configuration words. The default configuration is highlighted for each word.

BR\_Range sets the appropriate baud rate range. At the same time it defines XLim. XLim is used to define the bitcheck limits  $T_{Lim\_min}$  and  $T_{Lim\_max}$  as shown in table 4.

POUT can be used to control the sensitivity of the receiver. In that application, POUT is set to 1 to reduce the sensitivity. This implies that the receiver operates with full sensitivity after a POR.

Rev. A2, 28-Sep-00 13 (24)



Table 3. Effect of the configuration words within the registers

Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit8	Bit9	Bit10	Bit11	Bit12	Bit13	Bit14
OFF co	OFF command												
1													
OPMO	OPMODE register												
0	1	BR_Range N <sub>Bitcheck</sub>			V <sub>POUT</sub>	Sleep					XSleep		
0	1	Baud1	Baud0	BitChk1	BitChk0	POUT	Sleep4	Sleep3	Sleep2	Sleep1	Sleep0	X <sub>Sleep Std</sub>	X <sub>Sleep Temp</sub>
(Defa	ault)	0	0	1	0	0	0	1	0	1	1	0	0
LIMIT	registe	r											
0	0	Lim_min								Lim	_max		
0	0	Lim_min5	Lim_min4	Lim_min3	Lim_min2	Lim_min1	Lim_min0	Lim_max5	Lim_max4	Lim_max3	Lim_max2	Lim_max1	Lim_max0
(Defa	ault)	0	0	1	1	1	0	0	1	1	0	0	0

Table 4. Effect of the configuration word BR\_Range

BR_F	Range	Baudrate Range / Extension Factor for Bitcheck Limits (XLim)		
Baud1	Baud0			
0	0	BR_Range0 (application USA / Europe: BR_Range0 = 1.0 kBaud to 1.8 kBaud) (Default)		
		XLim = 8 (Default)		
0	1	BR_Range1 (application USA / Europe: BR_Range1 = 1.8 kBaud to 3.2 kBaud)		
		XLim = 4		
1	0	BR_Range2 (application USA / Europe: BR_Range2 = 3.2 kBaud to 5.6 kBaud)		
		XLim = 2		
1	1	BR_Range3 (Application USA / Europe: BR_Range3 = 5.6 kBaud to 10 kBaud)		
		XLim = 1		

Table 5. Effect of the configuration word N<sub>Bitcheck</sub>

- Bitcheck							
N <sub>1</sub>	Bitcheck	Number of Bits to be Checked					
BitChk1	BitChk0						
0	0	0					
0	1	3					
1	0	6 (Default)					
1	1	9					

Table 6. Effect of the configuration Bit VPOUT

$V_{POUT}$	Level of the Multi-Purpose Output Port POUT
POUT	
0	0 (Default)
1	1



Table 7. Effect of the configuration word Sleep

		Sleep			Start Value for Sleep Counter ( $T_{Sleep} = Sleep \times Xsleep \times 1024 \times T_{Clk}$ )
Sleep4	Sleep3	Sleep2	Sleep1	Sleep0	
0	0	0	0	0	0 (Receiver is continuously polling until a valid signal occurs)
0	0	0	0	1	1 (T <sub>Sleep</sub> ≈ 2ms for XSleep =1 in US- / European applications)
0	0	0	1	0	2
0	0	0	1	1	3
0	1	0	1	1	11 (USA: $T_{Sleep} = 22.96 \text{ ms}$ , Europe: $T_{Sleep} = 23.31 \text{ ms}$ ) (Default)
1	1	1	0	1	29
1	1	1	1	0	30
1	1	1	1	1	31 (Permanent sleep mode)

Table 8. Effect of the configuration word XSleep

X	Sleep	Extension Factor for Sleep Time ( $T_{Sleep} = Sleep \times Xsleep \times 1024 \times T_{Clk}$ )
XSleep <sub>Std</sub>	XSleep <sub>Temp</sub>	
0	0	1 (Default)
0	1	8 (XSleep is reset to 1 if bitcheck fails once)
1	0	8 (XSleep is set permanently)
1	1	8 (XSleep is set permanently)

Table 9. Effect of the configuration word Lim\_min

Table of the configuration word Zim_imi									
		Lim_r	nin	Lower Limit Value for Bitcheck					
	Lim_	min < 10 is	not applicab	$(T_{\text{Lim\_min}} = \text{Lim\_min} \times \text{XLim} \times T_{\text{Clk}})$					
0	0	1	0	1	0	10			
0	0	1	0	1	1	11			
0	0	1	1	0	0	12			
0	0	1	1	0	1	13			
0	0	1	1	1	0	14 (Default)			
						(USA: $T_{Lim\_min} = 228 \mu s$ , Europe: $T_{Lim\_min} = 232 \mu s$ )			
•									
1	1	1	1	0	1	61			
1	1	1	1	1	0	62			
1	1	1	1	1	1	63			

Rev. A2, 28-Sep-00 15 (24)



Table 10. Effect of the configuration word Lim\_max

		Lim_n	nax	Upper Limit Value for Bitcheck		
	Lim_	max < 12 is	not applicat	$(T_{\text{Lim\_max}} = (\text{Lim\_max} - 1) \times X\text{Lim} \times T_{\text{Clk}})$		
0	0	1	1	0	0	12
0	0	1	1	0	1	13
0	0	1	1	1	0	14
					•	
0	1	1	0	0	0	24 (Default)
						(USA: $T_{Lim\_max} = 375 \mu s$ , Europe: $T_{Lim\_max} = 381 \mu s$ )
1	1	1	1	0	1	61
1	1	1	1	1	0	62
1	1	1	1	1	1	63

### Conservation of the Register Information

The U3745BM has an integrated power-on reset and brown—out detection circuitry to provide a mechanism to preserve the RAM register information.

According to figure 20, a power-on reset (POR) is generated if the supply voltage  $V_S$  drops below the threshold voltage  $V_{ThReset}$ . The default parameters are programmed into the configuration registers in that condition. Once  $V_S$  exceeds  $V_{ThReset}$ , the POR is canceled after the minimum reset period  $t_{Rst}$ . A POR is also generated when the supply voltage of the receiver is turned on.

To indicate that condition, the receiver displays a reset marker (RM) at Pin DATA after a reset. The RM is repre-

sented by the fixed frequency  $f_{RM}$  at a 50% duty cycle. RM can be canceled via an 'L' pulse t1 at Pin DATA. The RM implies the following characteristics:

- f<sub>RM</sub> is lower than the lowest feasible frequency of a data signal. By this means, RM cannot be misinterpreted by the connected μC.
- If the receiver is set back to polling mode via pin DATA, RM cannot be canceled by accident if t1 is applied according to the proposal in the section 'Programming the configuration registers'.

By means of that mechanism, the receiver cannot lose its register information without communicating that condition via the reset marker RM.




Figure 20. Generation of the power-on reset






Figure 21. Timing of the register programming

#### **Programming the Configuration Register**

The configuration registers are programmed serially via the bi-directional data line according to figure 21 and figure 22.




Figure 22. One wire connection to a μC

To start programming, the serial data line DATA is pulled to 'L' for the time period t1 by the  $\mu$ C. When DATA has been released, the receiver becomes the master device. When the programming delay period t2 has elapsed, it emits 14 subsequent synchronization pulses with the pulse length t3. After each of these pulses, a programming window occurs. The delay until the program window starts is determined by t4, the duration is defined by t5. Within the programming window, the individual bits are set. If the  $\mu$ C pulls down Pin DATA for the time period t7 during t5, the according bit is set to '0'. If no programming pulse t7 is issued, this bit is set to '1'. All 14 bits are subsequently programmed in this way. The time frame to program a bit is defined by t6.

Bit 14 is followed by the equivalent time window t9. During this window, the equivalent acknowledge pulse t8 (E\_Ack) occurs if the just programmed modeword is equivalent to the modeword that was already stored in that register. E\_Ack should be used to verify that the modeword was correctly transferred to the register. The register must be programmed twice in that case.

Programming of a register is possible both during sleep—and active mode of the receiver.

During programming, the LNA, LO, lowpass filter, IF-amplifier and the demodulator are disabled.

The programming start pulse t1 initiates the programming of the configuration registers. If bit 1 is set to '1', it represents the OFF-command to set the receiver back to polling mode at the same time. For the length of the programming start pulse t1, the following convention should be considered:

•  $t1(min) < t1 < 1535 \times T_{Clk}$ : [t1(min) is the minimum specified value for the relevant BR\_Range]

Programming (respectively OFF-command) is initiated if the receiver is not in reset mode. If the receiver is in reset mode, programming (respectively Off-command) is not initiated, and the reset marker RM is still present at Pin DATA.

This period is generally used to switch the receiver to polling mode. In a reset condition, RM is not canceled by accident.

•  $t1 > 5632 \times T_{Clk}$ 

Programming (respectively OFF-command) is initiated in any case. RM is canceled if present.

This period is used if the connected  $\mu C$  detected RM. If a configuration register is programmed, this time period for t1 can generally be used.

Note that the capacitive load at Pin DATA is limited. The resulting time constant t together with an optional external pull-up resistor may not be exceeded to ensure proper operation.

Rev. A2, 28-Sep-00 17 (24)



## **Absolute Maximum Ratings**

Parameters	Symbol	Min.	Тур.	Max.	Unit
Supply voltage	$V_{S}$			6	V
Power dissipation	P <sub>tot</sub>			450	mW
Junction temperature	Tj			150	°C
Storage temperature	T <sub>stg</sub>	-55		+125	°C
Ambient temperature	T <sub>amb</sub>	-40		+85	°C
Maximum input level, input matched to 50 $\Omega$	P <sub>in_max</sub>			10	dBm

### **Thermal Resistance**

Parameters	Symbol	Value	Unit
Junction ambient	R <sub>thJA</sub>	100	K/W

## **Electrical Characteristics**

All parameters refer to GND,  $V_S = 5$  V,  $T_{amb} = 25^{\circ}$ C,  $f_0 = 433.92$  MHz and  $f_0 = 315$  MHz, unless otherwise specified. The possible operating range refer to different circuit conditions:  $V_S = 4.5$  V to 5.5 V,  $T_{amb} = -40^{\circ}$ C to  $+85^{\circ}$ C

Parameters	Test Conditions / Pins	Symbol	Min.	Тур.	Max.	Unit
Current consumption	Sleep mode (XTO and polling logic active)	IS <sub>off</sub>		190	350	μΑ
	IC active (startup-, bitcheck-, receiving mode) Pin DATA = H	IS <sub>on</sub>		7.0	8.6	mA
LNA mixer						
Third-order intercept point	LNA/ mixer/ IF amplifier input matched according to figure 6	IIP3		-28		dBm
LO spurious emission @ RF <sub>In</sub>	Input matched according to figure 6, required according to I–ETS 300220	IS <sub>LORF</sub>		-73	-57	dBm
Noise figure LNA and mixer (DSB)	Input matching according to figure 6	NF		7		dB
LNA_IN input impedance	@ 433.92 MHz @ 315 MHz	Zi <sub>LNA_IN</sub>		1.0    1.56 1.3    1.0		$k\Omega \parallel pF$ $k\Omega \parallel pF$
1 dB compression point (LNA, mixer, IF amplifier)	Input matched according to figure 6, referred to RF <sub>in</sub>	IP <sub>1db</sub>		-40		dBm
Maximum input level	Input matched according to figure 6, BER ≤ 10 <sup>-3</sup> , ASK mode	P <sub>in_max</sub>			-23	dBm dBm
Local oscillator				•	•	•
Operating frequency range VCO		f <sub>VCO</sub>	309		439	MHz



Parameters	Test Conditions / Pins	Symbol	Min.	Тур.	Max.	Unit
Loop bandwidth of the PLL	For best LO noise (design parameter) $R1 = 820 \Omega$ $C9 = 4.7 \text{ nF}$ $C10 = 1 \text{ nF}$	B <sub>Loop</sub>		100		kHz
Capacitive load at Pin LF	The capacitive load at Pin LF is limited if bitcheck is used. The limitation therefore also applies to self polling.	C <sub>LF_tot</sub>			10	nF

Rev. A2, 28-Sep-00 19 (24)



## **Electrical Characteristics (continued)**

All parameters refer to GND,  $V_S = 5$  V,  $T_{amb} = 25^{\circ}$ C,  $f_0 = 433.92$  MHz and  $f_0 = 315$  MHz, unless otherwise specified. The possible operating range refer to different circuit conditions:  $V_S = 4.5$  V to 5.5 V,  $T_{amb} = -40^{\circ}$ C to  $+85^{\circ}$ C

Parameters	Test Conditions / Pins	Symbol	Min.	Typ.	Max.	Unit
XTO operating frequency	XTO crystal frequency, appropriate load capacitance must be connected to XTAL 6.764375 MHz	f <sub>XTO</sub>	6.764375	6.764375	6.764375	MHz
	4.90625 MHz		-50 ppm 4.90625 -50 ppm	4.90625	+50 ppm 4.90625 +50 ppm	MHz
Series resonance resistor of the crystal	$f_{\text{XTO}} = 6.764 \text{ MHz} $ $4.906 \text{ MHz}$	R <sub>S</sub>			150 220	$\Omega \Omega$
Static capacitance at Pin XT0		C <sub>XT0</sub>			6.5	pF
Analog signal processing						
Input sensitivity ASK 600-kHz IF filter	Input matched according to figure 6 ASK (level of carrier) BER $\leq 10^{-3}$ , B = 600 kHz $f_{in} = 433.92$ MHz/ $315$ MHz $T = 25^{\circ}$ C, $V_{S} = 5$ V $f_{IF} = 1$ MHz	P <sub>Ref_ASK</sub>				
	BR_Range0		-106	-110	-113.5	dBm
	BR_Range1		-104.5	-108.5	-112	dBm
	BR_Range2		-104	-108	-111.5	dBm
	BR_Range3		-102	-106	-109.5	dBm
Sensitivity variation ASK for full operating range including IF filter compared to $T_{amb} = 25^{\circ}C$ , $V_{S} = 5$ V	$\begin{array}{l} 600\text{-kHz version} \\ f_{in} = 433.92 \text{ MHz/ } 315 \text{ MHz} \\ f_{IF} = 0.81 \text{ MHz to } 1.19 \text{ MHz} \\ f_{IF} = 0.75 \text{ MHz to } 1.25 \text{ MHz} \\ P_{ASK} = P_{Ref\_ASK} + \Delta P_{Ref} \end{array}$	$\Delta P_{ m Ref}$	+3 +5			dB dB
S/N ratio to suppress inband noise signals	ASK mode	SNR <sub>ASK</sub>		11		dB
Dynamic range RSSI ampl.		DR <sub>RSSI</sub>		60		dB
Lower cut-off frequency of the data filter	$f_{cu\_DF} = \frac{1}{2 \times \pi \times 30 k\Omega \times CDEM}$	f <sub>cu_DF</sub>	0.11	0.16	0.20	kHz
D 1.10DEMC	CDEM = 33 nF	CDEM				
Recommended CDEM for best performance	ASK mode BR_Range0 (Default) BR_Range1 BR_Range2 BR_Range3	CDEM		39 22 12 8.2		nF nF nF nF
Maximum edge-to-edge time period of the input data signal for full sensitivity	BR_Range0 (Default) BR_Range1 BR_Range2 BR_Range3	t <sub>ee_sig</sub>			1000 560 320 180	μs μs μs μs
Minimum edge-to-edge time period of the input data signal for full sensitivity	BR_Range0 (Default) BR_Range1 BR_Range2 BR_Range3	t <sub>ee_sig</sub>			270 156 89 50	μs μs μs μs



## **Electrical Characteristics (continued)**

All parameters refer to GND,  $V_S = 5$  V,  $T_{amb} = 25^{\circ}\text{C}$ ,  $f_0 = 433.92$  MHz and  $f_0 = 315$  MHz, unless otherwise specified. The possible operating range refer to different circuit conditions:  $V_S = 4.5$  V to 5.5 V,  $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ 

Parameters	Test Conditions / Pins	Symbol	Min.	Тур.	Max.	Unit
Threshold voltage for reset		V <sub>ThRESET</sub>	1.95	2.8	3.75	V
Digital ports						
Data output  - Saturation voltage LOW  - Internal pull-up resistor  - Maximum time constant  - Maximum capacitive load	$I_{ol} = 1 \text{ mA}$ $\tau = C_L \ (R_{pup} /\!/ R_{Ext})$ without ext. pull-up resistor $R_{ext} = 5 \text{ k}\Omega$	$\begin{array}{c} V_{OI} \\ R_{Pup} \\ \tau \\ C_{L} \\ C_{L} \end{array}$	39	0.08 50	0.3 61 2.5 41 540	V kΩ μs pF pF
POUT output  - Saturation voltage LOW  - Saturation voltage HIGH	I <sub>POUT</sub> = 1 mA I <sub>POUT</sub> = -1 mA	V <sub>Ol</sub> V <sub>Oh</sub>	V <sub>S</sub> -0.3V	0.08 V <sub>S</sub> -0.14V	0.3	V V
ASK input  - High-level input voltage	ASK	V <sub>Ih</sub>	$0.8 \times V_S$			V
ENABLE input  - Low-level input voltage  - High-level input voltage	Idle mode Active mode	$egin{array}{c} V_{II} \ V_{Ih} \end{array}$	$0.8 \times V_S$		$0.2 \times V_S$	V V
MODE input  - Low-level input voltage  - High-level input voltage	Division factor = 10 Division factor = 14	V <sub>II</sub> V <sub>Ih</sub>	$0.8 \times V_S$		$0.2 \times V_S$	V V
TEST input  - Low-level input voltage	Test input must always be set to LOW	V <sub>II</sub>			$0.2 \times V_S$	V

Parameter	Test Condition	Symbol	6.7	6438-MHz (MODE: 1		4.9	0625-MHz (MODE: 0		V	Variable Oscillator		Unit
			Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
Basic clock c	ycle of the digital circui	try										
Basic clock cycle	MODE = 0 (USA) MODE = 1 (Europe)	T <sub>Clk</sub>		2.0697			2.0383			1/(f <sub>XTO</sub> /10) 1/(f <sub>XTO</sub> /14)		μs μs
Extended basic clock cycle	BR_Range0 BR_Range1 BR_Range2 BR_Range3	T <sub>XClk</sub>		16.6 8.3 4.1 2.1			16.3 8.2 4.1 2.0			$8 \times T_{Clk}$ $4 \times T_{Clk}$ $2 \times T_{Clk}$ $1 \times T_{Clk}$		μs μs μs μs
Polling mode	:											
Sleep time	Sleep and XSleep are defined in the OPMODE register	T <sub>Sleep</sub>		$Sleep \times X_{Sleep} \times 1024 \times 2.0697$			$\begin{array}{c} \text{Sleep} \times \\ \text{X}_{\text{Sleep}} \times \\ 1024 \times \\ 2.0383 \end{array}$			$\begin{array}{c} \text{Sleep} \times \\ X_{\text{Sleep}} \times \\ 1024 \times T_{\text{Clk}} \end{array}$		ms
Start-up time	BR_Range0 BR_Range1 BR_Range2 BR_Range3	T <sub>Startup</sub>		1855 1061 1061 663			1827 1045 1045 653			896.5 512.5 512.5 320.5 × T <sub>Clk</sub>		μs μs μs μs μs
Time for Bitcheck	Average bitcheck time while polling BR_Range0 BR_Range1 BR_Range2 BR_Range3	T <sub>Bitcheck</sub>		0.45 0.24 0.14 0.14			0.47 0.26 0.16 0.15					ms ms ms
	Bitcheck time for a valid input signal $f_{Sig} \\ N_{Bitcheck} = 0 \\ N_{Bitcheck} = 3 \\ N_{Bitcheck} = 6 \\ N_{Bitcheck} = 9$	T <sub>Bitcheck</sub>	3/f <sub>Sig</sub> 6/f <sub>Sig</sub> 9/f <sub>Sig</sub>		3.5/f <sub>Sig</sub> 6.5/f <sub>Sig</sub> 9.5/f <sub>Sig</sub>	3/f <sub>Sig</sub> 6/f <sub>Sig</sub> 9/f <sub>Sig</sub>		3.5/f <sub>Sig</sub> 6.5/f <sub>Sig</sub> 9.5/f <sub>Sig</sub>		T <sub>XClk</sub>	3.5/f <sub>Sig</sub> 6.5/f <sub>Sig</sub> 9.5/f <sub>Sig</sub>	ms ms ms

Rev. A2, 28-Sep-00 21 (24)



## **Electrical Characteristics (continued)**

All parameters refer to GND,  $V_S = 5$  V,  $T_{amb} = 25^{\circ}$ C,  $f_0 = 433.92$  MHz and  $f_0 = 315$  MHz, unless otherwise specified. The possible operating range refer to different circuit conditions:  $V_S = 4.5$  V to 5.5 V,  $T_{amb} = -40^{\circ}$ C to  $+85^{\circ}$ C

Parameter	Test Condition	Symbol	6.76438-MHz Osc. (MODE: 1)			4.9	0625-MHz (MODE: (		V	ariable Oscilla	tor	Unit
			Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
Receiving mod	e											
Intermediate frequency	MODE=0 (USA) MODE=1 (Europe)	$f_{ m IF}$		1.0			1.0		f <sub>XTO</sub> × 64 / 314 f <sub>XTO</sub> × 64 / 432.92			MHz MHz
Baud rate range	BR_Range0 BR_Range1 BR_Range2 BR_Range3	BR_Range	1.0 1.8 3.2 5.6		1.8 3.2 5.6 10.0	1.0 1.8 3.2 5.6		1.8 3.2 5.6 10.0	BR_I BR_I	Range $0 \times 2 \mu s$ Range $1 \times 2 \mu s$ Range $2 \times 2 \mu s$ Range $3 \times 2 \mu s$	/ T <sub>Clk</sub> / T <sub>Clk</sub>	kBau d kBau d kBau d kBau d
Minimum time period between edges at Pin DATA (figure 16)	BR_Range0 BR_Range1 BR_Range2 BR_Range3	TDATA_min tmin1 tmin2		149 182 75 91 37.3 45.5 18.6 22.8			147 179 73 90 36.7 44.8 18.3 22.4			$\begin{array}{c} 9\times T_{XClk} \\ 11\times T_{XCl} \\ 9\times T_{XClk} \\ 11\times T_{XClk} \\ 11\times T_{XClk} \\ 9\times T_{XClk} \\ 11\times T_{XClk} \\ 9\times T_{XClk} \\ 11\times T_{XClk} \end{array}$		μs μs μs μs μs μs μs
Maximum low period at DATA (figure 17)	BR_Range0 BR_Range1 BR_Range2 BR_Range3	T <sub>DATA_L</sub> max		2169 1085 542 271			2136 1068 534 267			$\begin{array}{c} 131 \times T_{XClk} \\ 131 \times T_{XClk} \\ 131 \times T_{XClk} \\ 131 \times T_{XClk} \end{array}$		μs μs μs μs
OFF com- mand at Pin ENABLE (figure 19)		t <sub>Doze</sub>	3.1			3.05			1.5 × T <sub>Clk</sub>			μs
Configuration	of the receiver											
Frequency of the reset marker (fig- ure 20)		f <sub>RM</sub>		117.9			119.8			$\frac{1}{4096 \times T_{Clk}}$		Hz
Programming start pulse (figure 18, figure 21)	BR_Range0 BR_Range1 BR_Range2 BR_Range3 after POR	t1	2188 1104 561 290 11656		3176 3176 3176 3176	2155 1087 553 286 11479		3128 3128 3128 3128	$\begin{array}{c} 1057 \times T_{Clk} \\ 533 \times T_{Clk} \\ 271 \times T_{Clk} \\ 140 \times T_{Clk} \\ 5632 \times T_{Clk} \end{array}$		$\begin{array}{c} 1535 \times T_{Clk} \\ 1535 \times T_{Clk} \\ 1535 \times T_{Clk} \\ 1535 \times T_{Clk} \\ \end{array}$	μs
Programming delay period (figure 18, figure 21)		t2	795		798	783		786	384.5 × T <sub>Clk</sub>		$385.5 \times T_{Clk}$	μs
Synchroni– zation pulse (figure 18, figure 21)		t3		265			261			$128 \times T_{Clk}$		μs
Delay until the program window starts (figure 18, figure 21)		t4		131			129			63.5 × T <sub>Clk</sub>		μs
Programming window (fig- ure 18, fig- ure 21)		t5		530			522			$256 \times T_{Clk}$		μs
Time frame of a bit (fig- ure 21)		t6		1060			1044			$512 \times T_{Clk}$		μs
Programming pulse (fig- ure 18, fig- ure 21)		t7	133		529	131		521	64 × T <sub>Clk</sub>		$256 \times T_{Clk}$	μs




## **Electrical Characteristics (continued)**

All parameters refer to GND,  $V_S = 5$  V,  $T_{amb} = 25^{\circ}\text{C}$ ,  $f_0 = 433.92$  MHz and  $f_0 = 315$  MHz, unless otherwise specified. The possible operating range refer to different circuit conditions:  $V_S = 4.5$  V to 5.5 V,  $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ 

Parameter	Test Condition	Symbol		6438 MHz (MODE: 1			0625 MHz (MODE: 0		Variable Oscillator			Unit
			Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	
Equivalent ac- knowledge pulse: E_Ack (figure 21)		t8		265			261			$128 \times T_{Clk}$		μs
Equivalent time window (figure 21)		t9		534			526			$258 \times T_{Clk}$		μs
OFF-bit programming window (figure 18)		t10		930			916			449.5 × T <sub>Clk</sub>		μs

## **Package Information**



Rev. A2, 28-Sep-00 23 (24)



### **Ozone Depleting Substances Policy Statement**

It is the policy of Atmel Germany GmbH to

- 1. Meet all present and future national and international statutory requirements.
- Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

**Atmel Germany GmbH** has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

- 1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
- 2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
- 3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

**Atmel Germany GmbH** can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

We reserve the right to make changes to improve technical design and may do so without further notice.

Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use Atmel Wireless & Microcontrollers products for any unintended or unauthorized application, the buyer shall indemnify Atmel Wireless & Microcontrollers against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

Data sheets can also be retrieved from the Internet: http://www.atmel-wm.com

Atmel Germany GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone: 49 (0)7131 67 2594, Fax number: 49 (0)7131 67 2423