**♦** CMOS

◆ Mini Mold Package

♦ Highly Accurate : ±2%

♦ Built-In Delay Circuit (1ms to 50ms)

(50ms to 200ms)

(80ms to 400ms)

◆ Low Power Consumption : 1.0 μA (VIN = 2.0V)


## ■ General Description

The XC61F series are highly accurate, low power consumption voltage detectors, manufactured using CMOS and laser trimming technologies. A delay circuit is built-in to each detector.

Detect voltage is extremely accurate with minimal temperature drift. Both CMOS and N channel open drain output configurations are available.


Since the delay circuit is built-in, peripherals are unecessary and high density mounting is possible.

## ■ Pin Configuration




# ■ Block Diagram

## (1) CMOS output



(2) N-channel open drain output



#### Applications

- Microprocessor reset circuitry
- Memory battery back-up circuits
- Power-on reset circuits
- Power failure detection
- System battery life and charge voltage monitors
- Delay circuitry

#### Features

Highly Accurate: Detect voltage ± 2%

Low Power Consumption : TYP 1.0  $\mu$ A [ VIN=2.0V ] Detect Voltage Range : 1.6V to 6.0V in 0.1V increments

Operating Voltage Range: 0.7V to 10.0V

Output Configuration: N-channel open drain or CMOS

Ultra Small Packages : SOT-23 (150mW) mini-mold
SOT-89 (500mW) mini-power mold

## ■ Pin Assignment

PIN NUMBER		PIN NAME	FUNCTION	
SOT-23	SOT-89	FIIN INAIVIL	TONCTION	
3	2	VIN	Supply Voltage Input	
2	3	Vss	Ground	
1	1	Vout	Output	

# ■ Absolute Maximum Ratings

Ta = 25°C

PARAMETER		SYMBOL	RATINGS	UNITS	
Input Voltage		VIN	12	V	
Output Current		lout	50	mA	
Output Voltage	CMOS	Vout	Vss -0.3 ∼ VIN +0.3	\/	
Output voltage	Nch open drain		Vss -0.3 ~ 9	V	
Continuous Total	SOT-23	Pd	150	mW	
Power Dissipation	SOT-89	T U	500	11100	
Operating Ambient Temperature		Topr	-30 ∼ +80	°C	
Storage Temperature		Tstg	-40 ∼ +125	°C	

<sup>\*</sup> No parts are available with an accuracy of  $\pm\,1\%$ 

# **■** Electrical Characteristics

Ta = 25°C

								1a = 25°C
PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS	CIRCUIT
Detect Voltage	VDF			VDF	VDF	VDF	V	1
				x 0.98		x 1.02		
Hysteresis Range	VHYS			VDF	VDF	VDF	V	1
				x 0.02	x 0.05	x 0.08		
			VIN = 1.5V		0.9	2.6		
			=2.0V		1.0	3.0		
Supply Current	Iss		=3.0V		1.3	3.4	μΑ	2
			=4.0V		1.6	3.8		
			=5.0V		2.0	4.2		
Operating Voltage	VIN		VDF=1.6V to 6.0V	0.7		10.0	V	1
		Nch	VDS=0.5V					
			VIN=1.0V		2.2			
			=2.0V		7.7			3
			=3.0V		10.1			
Output Current	lout		=4.0V		11.5		mA	
			=5.0V		13.0			
		Pch	VDS=2.1V					
			VIN=8.0V		-10.0			4
			( CMOS output )					
Detect Voltage	Δ VDF				± 100		ppm/°C	-
Temperature Characteristics	Δ Topr • VDF							
Transient Delay Time	tDLY *		VIN changes from	50	_	200	ms	5
(VDR→VOUT inversion)			0.6V to 10V					

VDF (T): established detect voltage value Release Voltage: VDR = VDF + VHYS

## Note:

The power consumption during power-start to output being stable (release operation) is 2  $\mu$ A greater than it is after that period (completion of release operation) because of delay circuit through current.

 $<sup>^{\</sup>star}$  Transient Delay Time : 1ms to 50ms & 80ms to 400ms versions are also available.

## ■ Functional Description (CMOS output)


- 1. When a voltage higher than the release voltage (VDR) is applied to the voltage input pin (VIN), the voltage will gradually fall. When a voltage higher than the detect voltage (VDF) is applied to VIN, output (VOUT) will be equal to the input at VIN.
  - Note that high impedeance exists at VOUT with the N-channel open drain configuration. If the pin is pulled up, VOUT will be equal to the pull up voltage.
- 2. When V IN falls below VDF, VOUT will be equal to the ground voltage (VSS) level (detect state). Note that this also applies to N-channel open drain configurations.
- 3. When VIN falls to a level below that of the minimum operating voltage (VMIN) output will become unstable. Because the output pin is generally pulled up with N-channel open drain configurations, output will be equal to pull up voltage.
- 4. When VIN rises above the VSS level (excepting levels lower than minimum operating voltage), VOUT will be equal to VSS until VIN reaches the VDR level.
- 5. Although VIN will rise to a level higher than VDR, VOUT maintains ground voltage level via the delay circuit.
- 6. Following transient delay time, VIN will be output at VOUT.

  Note that high impedeance exists with the N-channel open drain configuration and that voltage will be dependent on pull up.

#### Notes:

- 1. The difference between VDR and VDF represents the hysteresis range.
- 2. Propagation delay time (tDLY) represents the time it takes for VIN to appear at VOUT once the said voltage has exceeded the VDR level.

# **■** Timing Chart




# Ordering Information

 $\mathsf{XC61F}\ \mathsf{x}\,\underline{\mathsf{x}}\,\mathsf{x}\,\mathsf{x}\,\mathsf{x}\,\mathsf{x}\,\mathsf{x}\,\mathsf{x}$ 

a b c d e f

DESIGNATOR	DESCRIPTION	DESIGNATOR	DESCRIPTION
	Output Configuration :		Package Type :
а	C = CMOS	е	M = SOT-23
	N = Nch open drain		P = SOT-89
	Detect Voltage (VDF):		
b	25 = 2.5V		
	38 = 3.8V		
	Output Delay :		Device Orientation :
С	1 = 50ms to 200ms	f	R = Embossed Tape ( Right )
	4 = 80ms to 400ms		L = Embossed Tape ( Left )
	5 = 1ms to 50ms		
	Detect Accuracy:		
d	$2 = within \pm 2.0\%$		

# ■ Marking



① Represents the integer of the Detect Voltage and the Output Configuration

CMOS output (XC61FC series)

emee edipat (xeen e eenee)				
DESIGNATOR	CONFIGURATION	VOLTAGE (V)		
Α	CMOS	0.2		
В	CMOS	1.2		
С	CMOS	2.2		
D	CMOS	3.2		
E	CMOS	4.2		
F	CMOS	5.2		
Н	CMOS	6.2		

N-channel open drain (XC61FN series)

DESIGNATOR	CONFIGURATION	VOLTAGE (V)
K	Nch	0.2
L	Nch	1.2
M	Nch	2.②
N	Nch	3.②
Р	Nch	4.2
R	Nch	5.2
S	Nch	6.2

2 Represents the decimal point of the Detect Voltage

DESIGNATOR	VOLTAGE (V)	DESIGNATOR	VOLTAGE (V)
0	①.0	5	1.5
1	①.1	6	1.6
2	①.2	7	①.7
3	①.3	8	1.8
4	①.4	9	1.9


3 Indicates the presence of delay time

DESIGNATOR	DELAY TIME
5	50 to 200ms
6	80 to 400ms
7	1 to 50ms


4 Represents the assembly lot no. Based on internal standards

# ■ Measuring Circuits


Circuit 1




Circuit 2




Circuit 3



Circuit 4



Circuit 5



Note 1: Not necessary with CMOS output products.

## Notes on Use

- When a resistor is connected between the VIN pin and the input with CMOS output configurations, oscillation may occur as a result of voltage drops at RIN if load current (IOUT) exists.
   It is therefore recommend that no resistor be added. (refer to N.B. 1 - (1) below)
- 2. When a resistor is connected between the VIN pin and the input with CMOS output configurations, irrespective of Nch output configurations, oscillation may occur as a result of through current at the time of voltage release even if load current (IOUT) does not exist. (refer to N.B. 1 (2) below)
- 3. With a resistor connected between the VIN pin and the input, detect and release voltage will rise as a result of the IC's supply current flowing through the VIN pin.
- 4. If a resistor (RIN ) must be used, then please use with as small a level of input impedance as possible in order to control the occurences of oscillation as described above. Further, please ensure that RIN is less than 10kΩ and that CIN is more than 0.1μF (Diagram 1). In such cases, detect and release voltages will rise due to voltage drops at RIN brought about by the IC's supply current.

## N.B.

#### 1. Oscillation

(1) Oscillation as a result of output current with the CMOS output configuration :

When the voltage applied at IN rises, release operations commence and the detector's output voltage increases. Load current (IOUT) will flow through RL. Because a voltage drop (RIN x IOUT) is produced at the RIN resistor, located between the input (IN) and the VIN pin, the load current will flow via the IC's VIN pin. The voltage drop will also lead to a fall in the voltage level at the VIN pin. When the VIN pin voltage level falls below the detect voltage level, detect operations will commence. Following detect operations, load current flow will cease and since voltage drop at RIN will disappear, the voltage level at the VIN pin will rise and release operations will begin over again.

Oscillation may occur with this " release - detect - release " repetition.

Further, this condition will also appear via means of a similar mechanism during detect operations.

(2) Oscillation as a result of through current :

Since the XC61F series are CMOS ICs, through current will flow when the IC's internal circuit switching operates (during release and detect operations). Consequently, oscillation is liable to occur during release voltage operations as a result of output current which is influenced by this through current (Diagram 3).

Since hysteresis exists during detect operations, oscillation is unlikely to occur.




Diagram 1. When using an input resistor





Diagram 2. Oscillation in relation to output current






Diagram 3. Oscillation in relation to through current

## **■** Electrical Characteristics

0.0

0.5

1.0

VDS (V)

1.5

2.0

0

0.2

0.4

VDS (V)

0.6

0.8

1.0

0.0


0.5

1.0

1.5

V<sub>DS</sub> (V)


2.0





31

2.5


## (4) N-Channel Driver Output Current vs. VDS (contd.)










(5) N-Channel Driver Output Current vs. Input Voltage








(6) P-Channel Driver Output Current vs. Input Voltage





(7) Ambient Temperature vs. Transient Delay Time

