

TM4EP72BPB, TM4EP72BJB, 4194304 BY 72-BIT TM4EP72CPB, TM4EP72CJB 4194304 BY 72-BIT EXTENDED-DATA-OUT BUFFERED DYNAMIC RAM MODULES

SMMS686A – AUGUST 1997 – REVISED FEBRUARY 1998

- Organization . . . 4194304 × 72 Bits
- Single 3.3-V Power Supply (±10% Tolerance)
- JEDEC 168-Pin Dual-In-Line Memory Module (DIMM) With Buffer for Use With Socket
- TM4EP72xxB-xx — Uses Eighteen 16M-Bit High-Speed (4M×4-Bit) Dynamic Random Access Memories (DRAMs)
- High-Speed, Low-Noise LVTTTL Interface
- High-Reliability Plastic 26-Lead 300-Mil-Wide Surface-Mount Small-Outline J-Lead (SOJ) Package (DJ Suffix) and 26-Lead 300-Mil-Wide Surface-Mount Thin Small-Outline Package (TSOP) (DGA Suffix)
- Intended for Workstation/Server Applications
- Long Refresh Periods:
 - TM4EP72CxB: 64 ms (4096 Cycles)
 - TM4EP72BxB: 32 ms (2048 Cycles)
- 3-State Output
- Extended-Data-Out (EDO) Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh
- Ambient Temperature Range 0°C to 70°C
- Gold-Plated Contacts
- Performance Ranges

	ACCESS TIME	ACCESS TIME	ACCESS TIME	EDO CYCLE
	t _{RAC} (MAX)	t _{CAC} (MAX)	t _{AA} (MAX)	t _{HPC} (MIN)
'4EP72xxB-50	50 ns	13 ns	25 ns	20 ns
'4EP72xxB-60	60 ns	15 ns	30 ns	25 ns
'4EP72xxB-70	70 ns	18 ns	35 ns	30 ns

description

The TM4EP72BxB is a 32M-byte, 168-pin, buffered, dual-in-line memory module (DIMM). The DIMM is composed of eighteen TMS427409A, 4194304 × 4-bit 2K refresh EDO DRAMs, each in a 300-mil, 26-lead plastic TSOP (DGA suffix) or SOJ package (DJ suffix), and two SN74LVT162244 16-bit buffers, each in a 48-lead plastic TSOP mounted on a substrate with decoupling capacitors. See the TMS427409A data sheet (literature number SMKS893).

The TM4EP72CxB is a 32M-byte, 168-pin, buffered DIMM. The DIMM is composed of eighteen TMS426409A, 4194304 × 4-bit 4K refresh EDO DRAMs, each in a 300-mil, 26-lead plastic TSOP (DGA suffix) or SOJ package (DJ suffix), and two 16-bit buffers mounted on a substrate with decoupling capacitors. See the TMS427409A data sheet (literature number SMKS893).

These modules are intended for multimodule workstation/server applications where buffering is needed for address and control signals. Two copies of address 0 (A0 and B0) are defined to allow maximum performance for 4-byte applications which interleave between two 4-byte banks. A0 is common to the DRAMs used for DQ0–DQ31, while B0 is common to the DRAMs used for DQ32–DQ63.

operation

The TM4EP72xxB operates as eighteen TMS42x409As that are connected as shown in the TM4EP72xxB functional block diagram.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1998, Texas Instruments Incorporated

SMMS686A – AUGUST 1997 – REVISED FEBRUARY 1998



A[0:10]	Row-Address Inputs
A[0:10]	Column-Address Inputs
B0	Addr0 for Bank 2 Devices
DQ[0:63]	Data In/Data Out
CB[0:7]	Check Bit In/Check Bit Out
ID[0:1]	ID Pins
<u>CAS0</u> and <u>CAS4</u>	Column-Address Strobe
<u>RAS0</u> and <u>RAS2</u>	Row-Address Strobe
<u>WE0</u> and <u>WE2</u>	Write Enable
<u>OE0</u> and <u>OE2</u>	Output Enable
PD[1:8]	Presence Detect
PDE	Presence Detect Enable
NC	No-Connect Pin
V _{DD}	3.3-V Supply
V _{SS}	Ground

A[0:11]	Row-Address Inputs
A[0:9]	Column-Address Inputs
B0	Addr0 for Bank 2 Devices
DQ[0:63]	Data In/Data Out
CB[0:7]	Check Bit In/Check Bit Out
ID[0:1]	ID Pins
<u>CAS0</u> and <u>CAS4</u>	Column-Address Strobe
<u>RAS0</u> and <u>RAS2</u>	Row-Address Strobe
<u>WE0</u> and <u>WE2</u>	Write Enable
<u>OE0</u> and <u>OE2</u>	Output Enable
PD[1:8]	Presence Detect
PDE	Presence Detect Enable
NC	No-Connect Pin
V _{DD}	3.3-V Supply
V _{SS}	Ground

PIN	– 50	– 60	– 70
PD1	1	1	1
PD2	1	1	1
PD3	0	0	0
PD4	1	1	1
PD5	1	1	1
PD6	0	1	0
PD7	0	1	1
PD8	0	0	0
ID0	0	0	0
ID1	0	0	0

**TM4EP72BPB, TM4EP72BJB, 4194304 BY 72-BIT
TM4EP72CPB, TM4EP72CJB 4194304 BY 72-BIT
EXTENDED-DATA-OUT BUFFERED DYNAMIC RAM MODULES**

SMMS686A – AUGUST 1997 – REVISED FEBRUARY 1998

Pin Assignments

NO.	PIN NAME	NO.	PIN NAME	NO.	PIN NAME	NO.	PIN NAME
1	V _{SS}	43	V _{SS}	85	V _{SS}	127	V _{SS}
2	DQ0	44	OE2	86	DQ32	128	NC
3	DQ1	45	RAS2	87	DQ33	129	NC
4	DQ2	46	CAS4	88	DQ34	130	NC
5	DQ3	47	NC	89	DQ35	131	NC
6	V _{DD}	48	WE2	90	V _{DD}	132	PDE
7	DQ4	49	V _{DD}	91	DQ36	133	V _{DD}
8	DQ5	50	NC	92	DQ37	134	NC
9	DQ6	51	NC	93	DQ38	135	NC
10	DQ7	52	CB2	94	DQ39	136	CB6
11	DQ8	53	CB3	95	DQ40	137	CB7
12	V _{SS}	54	V _{SS}	96	V _{SS}	138	V _{SS}
13	DQ9	55	DQ16	97	DQ41	139	DQ48
14	DQ10	56	DQ17	98	DQ42	140	DQ49
15	DQ11	57	DQ18	99	DQ43	141	DQ50
16	DQ12	58	DQ19	100	DQ44	142	DQ51
17	DQ13	59	V _{DD}	101	DQ45	143	V _{DD}
18	V _{DD}	60	DQ20	102	V _{DD}	144	DQ52
19	DQ14	61	NC	103	DQ46	145	NC
20	DQ15	62	NC	104	DQ47	146	NC
21	CB0	63	NC	105	CB4	147	NC
22	CB1	64	NC	106	CB5	148	NC
23	V _{SS}	65	DQ21	107	V _{SS}	149	DQ53
24	NC	66	DQ22	108	NC	150	DQ54
25	NC	67	DQ23	109	NC	151	DQ55
26	V _{DD}	68	V _{SS}	110	V _{DD}	152	V _{SS}
27	WE0	69	DQ24	111	NC	153	DQ56
28	CAS0	70	DQ25	112	NC	154	DQ57
29	NC	71	DQ26	113	NC	155	DQ58
30	RAS0	72	DQ27	114	NC	156	DQ59
31	OE0	73	V _{DD}	115	NC	157	V _{DD}
32	V _{SS}	74	DQ28	116	V _{SS}	158	DQ60
33	A0	75	DQ29	117	A1	159	DQ61
34	A2	76	DQ30	118	A3	160	DQ62
35	A4	77	DQ31	119	A5	161	DQ63
36	A6	78	V _{SS}	120	A7	162	V _{SS}
37	A8	79	PD1	121	A9	163	PD2
38	A10	80	PD3	122	A11	164	PD4
39	NC	81	PD5	123	NC	165	PD6
40	V _{DD}	82	PD7	124	V _{DD}	166	PD8
41	NC	83	ID0	125	NC	167	ID1
42	NC	84	V _{DD}	126	B0	168	V _{DD}



TM4EP72BPB, TM4EP72BJB, 4194304 BY 72-BIT TM4EP72CPB, TM4EP72CJB 4194304 BY 72-BIT EXTENDED-DATA-OUT BUFFERED DYNAMIC RAM MODULES


SMMS686A – AUGUST 1997 – REVISED FEBRUARY 1998

buffered dual-in-line memory module and components

The buffered dual-in-line memory module and components include:

- PC substrate: 1.27 ± 0.1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage
- Bypass capacitors: Multilayer ceramic
- Contact area: Nickel plate and gold plate over copper

functional block diagram for the TM4EP72xxB



**TM4EP72BPB, TM4EP72BJB, 4194304 BY 72-BIT
TM4EP72CPB, TM4EP72CJB 4194304 BY 72-BIT
EXTENDED-DATA-OUT BUFFERED DYNAMIC RAM MODULES**

SMMS686A – AUGUST 1997 – REVISED FEBRUARY 1998

absolute maximum ratings over ambient temperature range (unless otherwise noted)[†]

Supply voltage range, V_{DD}	–0.5 V to 4.6 V
Voltage range on any pin (see Note 1)	– 0.5 V to 4.6 V
Short-circuit output current	50 mA
Power dissipation: TM4EP72xxB	20 W
Ambient temperature range, T_A	0°C to 70°C
Storage temperature range, T_{stg}	– 55°C to 125°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V_{SS} .

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	3	3.3	3.6	V
V_{SS}	Supply voltage		0		V
V_{IH}	High-level input voltage	2		$V_{DD} + 0.3$	V
V_{IL}	Low-level input voltage	–0.3		0.8	V
T_A	Ambient temperature	0		70	°C



TM4EP72BPB, TM4EP72BJB, 4194304 BY 72-BIT
TM4EP72CPB, TM4EP72CJB 4194304 BY 72-BIT
EXTENDED-DATA-OUT BUFFERED DYNAMIC RAM MODULES

SMMS686A – AUGUST 1997 – REVISED FEBRUARY 1998

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted)

TM4EP72BxB

PARAMETER	TEST CONDITIONS [†]	'4EP72BxB-50		'4EP72BxB-60		'4EP72BxB-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V _{OH} High-level output voltage	I _{OH} = – 2 mA LVTTL	2.4		2.4		2.4		V
	I _{OH} = – 100 µA LVCMOS	V _{DD} – 0.2		V _{DD} – 0.2		V _{DD} – 0.2		
V _{OL} Low-level output voltage	I _{OL} = 2 mA LVTTL		0.4		0.4		0.4	V
	I _{OL} = 100 µA LVCMOS		0.2		0.2		0.2	
I _I Input current (leakage)	V _{DD} = 3.6 V, V _I = 0 V to 3.9 V, All others = 0 V to V _{DD}		± 20		± 20		± 20	µA
I _O Output current (leakage)	V _{DD} = 3.6 V, V _O = 0 V to V _{DD} , CASx high		± 20		± 20		± 20	µA
I _{CC1} ^{‡§} Average read- or write-cycle current	V _{DD} = 3.6 V, Minimum cycle		2160		1800		1620	mA
I _{CC2} Average standby current	V _{IH} = 2 V (LVTTL), After one memory cycle, RASx and CASx high		36		36		36	mA
	V _{IH} = V _{DD} – 0.2 V (LVCMOS), After one memory cycle, RASx and CASx high		18		18		18	mA
I _{CC3} ^{‡§} Average refresh current (RAS-only refresh or CBR)	V _{DD} = 3.6 V, Minimum cycle, RASx cycling, CASx high (RASx-only refresh), RASx low after CASx low (CBR)		2160		1800		1620	mA
I _{CC4} ^{‡¶} Average EDO current	V _{DD} = 3.6 V, t _{HPC} = MIN, RASx low, CASx cycling		1980		1620		1440	mA

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

[‡] Measured with outputs open

[§] Measured with a maximum of one address change while $\overline{\text{RASx}} = V_{IL}$

[¶] Measured with a maximum of one address change during each EDO cycle, t_{HPC}

**TM4EP72BPB, TM4EP72BJB, 4194304 BY 72-BIT
TM4EP72CPB, TM4EP72CJB 4194304 BY 72-BIT
EXTENDED-DATA-OUT BUFFERED DYNAMIC RAM MODULES**

SMMS686A – AUGUST 1997 – REVISED FEBRUARY 1998

**electrical characteristics over recommended ranges of supply voltage and ambient temperature
(unless otherwise noted) (continued)**

TM4EP72CxB

PARAMETER	TEST CONDITIONS†	'4EP72CxB-50		'4EP72CxB-60		'4EP72CxB-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V _{OH} High-level output voltage	I _{OH} = – 2 mA LVTTL	2.4		2.4		2.4		V
	I _{OH} = – 100 µA LVCMOS	V _{DD} – 0.2		V _{DD} – 0.2		V _{DD} – 0.2		
V _{OL} Low-level output voltage	I _{OL} = 2 mA LVTTL		0.4		0.4		0.4	V
	I _{OL} = 100 µA LVCMOS		0.2		0.2		0.2	
I _I Input current (leakage)	V _{DD} = 3.6 V, V _I = 0 V to 3.9 V, All others = 0 V to V _{DD}		± 20		± 20		± 20	µA
I _O Output current (leakage)	V _{DD} = 3.6 V, V _O = 0 V to V _{DD} , CASx high		± 20		± 20		± 20	µA
I _{CC1} ‡§	Average read- or write-cycle current V _{DD} = 3.6 V, Minimum cycle		1620		1260		1080	mA
I _{CC2} Average standby current	V _{IH} = 2 V (LVTTL), After one memory cycle, RASx and CASx high		36		36		36	mA
	V _{IH} = V _{DD} – 0.2 V (LVCMOS), After one memory cycle, RASx and CASx high		18		18		18	mA
I _{CC3} ‡§	Average refresh current (RAS-only refresh or CBR) V _{DD} = 3.6 V, Minimum cycle, RASx cycling, CASx high (RASx-only refresh), RASx low after CASx low (CBR)		1620		1260		1080	mA
I _{CC4} ‡¶	Average EDO current V _{DD} = 3.6 V, t _{HPC} = MIN, RASx low, CASx cycling		1800		1620		1440	mA

† For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

‡ Measured with outputs open

§ Measured with a maximum of one address change while $\overline{\text{RASx}} = V_{IL}$

¶ Measured with a maximum of one address change during each EDO cycle, t_{HPC}

**TM4EP72BPB, TM4EP72BJB, 4194304 BY 72-BIT
TM4EP72CPB, TM4EP72CJB 4194304 BY 72-BIT
EXTENDED-DATA-OUT BUFFERED DYNAMIC RAM MODULES**

SMMS686A – AUGUST 1997 – REVISED FEBRUARY 1998

**capacitance over recommended ranges of supply voltage and ambient temperature,
f = 1 MHz (see Note 2)**

PARAMETER		'4EP72xxB		UNIT
		MIN	MAX	
C _i (A)	Input capacitance, A0–A10		6	pF
C _i (OE)	Input capacitance, $\overline{\text{OEx}}$		6	pF
C _i (CAS)	Input capacitance, $\overline{\text{CASx}}$		6	pF
C _i (RAS)	Input capacitance, $\overline{\text{RASx}}$		65	pF
C _i (W)	Input capacitance, $\overline{\text{WEx}}$		6	pF
C _o	Output capacitance		9	pF

NOTE 2: V_{DD} = NOM supply voltage $\pm 10\%$, and the bias on pins under test is 0 V.

**switching characteristics over recommended ranges of supply voltage and ambient temperature
(see Note 3)**

PARAMETER		'4EP72xxB-50		'4EP72xxB-60		'4EP72xxB-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{AA}	Access time from column address (see Note 4)		30		35		40	ns
t _{CAC}	Access time from $\overline{\text{CASx}}$ (see Note 4)		18		20		23	ns
t _{CPA}	Access time from $\overline{\text{CASx}}$ precharge (see Note 4)		33		40		45	ns
t _{RAC}	Access time from $\overline{\text{RASx}}$ (see Note 4)		50		60		70	ns
t _{OEa}	Access time from $\overline{\text{OEx}}$ (see Note 4)		18		20		23	ns
t _{CLZ}	Delay time, $\overline{\text{CASx}}$ to output in low impedance	2		2		2		ns
t _{REZ}	Output buffer turn off delay from $\overline{\text{RASx}}$ (see Note 5)	3	13	3	15	3	18	ns
t _{CEZ}	Output buffer turn off delay from $\overline{\text{CASx}}$ (see Note 5)	5	18	5	20	5	23	ns
t _{OEZ}	Output buffer turn off delay from $\overline{\text{OEx}}$ (see Note 5)	5	18	5	20	5	23	ns
t _{WEZ}	Output buffer turn off delay from $\overline{\text{WEx}}$ (see Note 5)	3	13	3	15	3	18	ns

NOTES: 3. With ac parameters, it is assumed that t_T = 2 ns.

4. Access times are measured with output reference levels of V_{OH} = 2 V and V_{OL} = 0.8 V.

5. The maximum values of t_{REZ}, t_{CEZ}, t_{OEZ}, and t_{WEZ} are specified when the outputs are no longer driven. Data in must not be driven until one of the applicable maximum values is satisfied.

EDO timing requirements (see Note 3)

		'4EP72xxB-50		'4EP72xxB-60		'4EP72xxB-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{HPC}	Cycle time, EDO page mode, read-write		20		25		30	ns
t _{PRWC}	Cycle time, EDO read-write		55		64		71	ns
t _{CSH}	Delay time, $\overline{\text{RASx}}$ active to $\overline{\text{CASx}}$ precharge		38		46		56	ns
t _{CHO}	Hold time, $\overline{\text{OEx}}$ from $\overline{\text{CASx}}$		7		10		10	ns
t _{DOH}	Hold time, output from $\overline{\text{CASx}}$		5		5		5	ns
t _{CAS}	Pulse duration, $\overline{\text{CASx}}$ active	8	10 000	10	10 000	12	10 000	ns
t _{WPE}	Pulse duration, $\overline{\text{WEx}}$ active (output disable only)		7		7		7	ns
t _{OCH}	Setup time, $\overline{\text{OEx}}$ before $\overline{\text{CASx}}$		8		10		10	ns
t _{CP}	Pulse duration, $\overline{\text{CASx}}$ precharge		8		10		10	ns
t _{OEPR}	Precharge time, $\overline{\text{OEx}}$		5		5		5	ns

NOTE 3: With ac parameters, it is assumed that t_T = 2 ns.



**TM4EP72BPB, TM4EP72BJB, 4194304 BY 72-BIT
TM4EP72CPB, TM4EP72CJB 4194304 BY 72-BIT
EXTENDED-DATA-OUT BUFFERED DYNAMIC RAM MODULES**

SMMS686A – AUGUST 1997 – REVISED FEBRUARY 1998

ac timing requirements (see Note 3)

		'4EP72xxB-50		'4EP72xxB-60		'4EP72xxB-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{RC}	Cycle time, random read or write	84		104		124		ns
t _{RWC}	Cycle time, read-write	116		140		165		ns
t _{RASP}	Pulse duration, $\overline{\text{RASx}}$ active, fast page mode (see Note 6)	50	100 000	60	100 000	70	100 000	ns
t _{RAS}	Pulse duration, $\overline{\text{RASx}}$ active, non-page mode (see Note 6)	50	10 000	60	10 000	70	10 000	ns
t _{RP}	Pulse duration, $\overline{\text{RASx}}$ precharge	30		40		50		ns
t _{WP}	Pulse duration, write command	9		11		11		ns
t _{ASC}	Setup time, column address	0		0		0		ns
t _{ASR}	Setup time, row address	5		5		5		ns
t _{DS}	Setup time, data in (see Note 7)	5		5		5		ns
t _{RCS}	Setup time, read command	0		0		0		ns
t _{CWL}	Setup time, write command before $\overline{\text{CASx}}$ precharge	9		11		13		ns
t _{RWL}	Setup time, write command before $\overline{\text{RASx}}$ precharge	10		12		14		ns
t _{WCS}	Setup time, write command before $\overline{\text{CASx}}$ active (early-write only)	0		0		0		ns
t _{WRP}	Setup time, $\overline{\text{WEx}}$ high before RAS low (CBR refresh only)	12		12		12		ns
t _{WTS}	Setup time, $\overline{\text{WEx}}$ low before RAS low (test mode only)	12		12		12		ns
t _{CSR}	Setup time, $\overline{\text{CASx}}$ referenced to $\overline{\text{RASx}}$ (CBR refresh only)	3		3		3		ns
t _{CAH}	Hold time, column address	8		10		12		ns
t _{DH}	Hold time, data in (see Note 7)	13		15		17		ns
t _{RAH}	Hold time, row address	6		8		8		ns
t _{RCH}	Hold time, read command referenced to $\overline{\text{CASx}}$ (see Note 8)	0		0		0		ns
t _{RRH}	Hold time, read command referenced to $\overline{\text{RASx}}$ (see Note 8)	– 2		– 2		– 2		ns
t _{WCH}	Hold time, write command during $\overline{\text{CASx}}$ active (early-write only)	9		11		13		ns
t _{ROH}	Hold time, $\overline{\text{RASx}}$ referenced to $\overline{\text{OEx}}$	8		10		10		ns
t _{WRH}	Hold time, $\overline{\text{WEx}}$ high after RAS low (CBR refresh)	12		12		12		ns
t _{WTH}	Hold time, $\overline{\text{WEx}}$ low after RAS low (test mode only)	12		12		12		ns
t _{CHR}	Hold time, $\overline{\text{CASx}}$ referenced to $\overline{\text{RASx}}$ (CBR refresh only)	8		8		8		ns
t _{OEH}	Hold time, $\overline{\text{OEx}}$ command	14		16		19		ns
t _{RHCP}	Hold time, $\overline{\text{RASx}}$ active from $\overline{\text{CASx}}$ precharge	33		40		45		ns
t _{AWD}	Delay time, column address to write command (read-write only)	47		54		62		ns
t _{CPW}	Delay time, $\overline{\text{WEx}}$ low after $\overline{\text{CASx}}$ precharge (read-write only)	45		54		62		ns
t _{CRP}	Delay time, $\overline{\text{CASx}}$ precharge to $\overline{\text{RASx}}$	3		3		3		ns
t _{CWD}	Delay time, $\overline{\text{CASx}}$ to write command (read-write only)	35		39		45		ns
t _{OED}	Delay time, $\overline{\text{OEx}}$ to data in	15		17		20		ns
t _{RAD}	Delay time, $\overline{\text{RASx}}$ to column address (see Note 9)	8	20	10	25	10	30	ns
t _{RAL}	Delay time, column address to $\overline{\text{RASx}}$ precharge	30		35		40		ns
t _{CAL}	Delay time, column address to $\overline{\text{CASx}}$ precharge	20		23		28		ns

- NOTES: 3. With ac parameters, it is assumed that $t_T = 2$ ns.
6. In a read-write cycle, t_{RWD} and t_{RWL} must be observed.
7. Referenced to the later of $\overline{\text{CASx}}$ or $\overline{\text{WEx}}$ in write operations
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. The maximum value is specified only to ensure access time.



TM4EP72BPB, TM4EP72BJB, 4194304 BY 72-BIT
TM4EP72CPB, TM4EP72CJB 4194304 BY 72-BIT
EXTENDED-DATA-OUT BUFFERED DYNAMIC RAM MODULES

SMMS686A – AUGUST 1997 – REVISED FEBRUARY 1998

ac timing requirements (see Note 3) (continued)

		'4EP72xxB-50		'4EP72xxB-60		'4EP72xxB-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{RCD}	Delay time, $\overline{\text{RASx}}$ to $\overline{\text{CASx}}$ (see Note 9)	10	32	12	40	12	47	ns
t _{RPC}	Delay time, $\overline{\text{RASx}}$ precharge to $\overline{\text{CASx}}$	3		3		3		ns
t _{RSH}	Delay time, $\overline{\text{CASx}}$ active to $\overline{\text{RASx}}$ precharge	18		20		23		ns
t _{RWD}	Delay time, $\overline{\text{RASx}}$ to write command (read-write only)	67		79		92		ns
t _{TAA}	Access time from address (test mode)	30		35		40		ns
t _{TCPA}	Access time from column precharge (test mode)	40		45		50		ns
t _{TRAC}	Access time from $\overline{\text{RASx}}$ (test mode)	50		60		70		ns
t _{REF}	Refresh time interval		32		32		32	ms
t _T	Transition time	2	30	2	30	2	30	ns


NOTES: 3. With ac parameters, it is assumed that t_T = 2 ns.

9. The maximum value is specified only to ensure access time.



TM4EP72BPB, TM4EP72BJB, 4194304 BY 72-BIT
TM4EP72CPB, TM4EP72CJB 4194304 BY 72-BIT
EXTENDED-DATA-OUT BUFFERED DYNAMIC RAM MODULES
SMMS686A – AUGUST 1997 – REVISED FEBRUARY 1998

device symbolization (TM4EP72BPB illustrated)



YY = Year Code
MM = Month Code
T = Assembly Site Code
-SS = Speed Code

NOTE A: Location of symbolization may vary.


**TM4EP72BPB, TM4EP72BJB, 4194304 BY 72-BIT
TM4EP72CPB, TM4EP72CJB 4194304 BY 72-BIT
EXTENDED-DATA-OUT BUFFERED DYNAMIC RAM MODULES**

SMMS686A – AUGUST 1997 – REVISED FEBRUARY 1998

MECHANICAL DATA

BRW (R-PDIM-N168)

DUAL IN-LINE MEMORY MODULE



- NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Falls within JEDEC MO-161
D. Dimension includes De-panelization variations; applies between notch and tab edge.
E. Outline may vary above notches to allow router/panelization irregularities.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.