## SN74AS305 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER

D3596, JUNE 1990-REVISED SEPTEMBER 1990

- Maximum Output Skew of 1 ns
- Maximum Pulse Skew of 1 ns
- Center Pin V<sub>CC</sub> and GND Configurations
  Minimize High-Speed Switching Noise
- Package Options Include Plastic "Small Outline" Packages and Standard Plastic 300-mil DIPs

#### description

The SN74AS305 contains eight flip-flops designed to have low skew between outputs. The eight outputs (four in-phase with CLK and four out-of-phase) toggle on successive CLK pulses. PRE and CLR inputs are provided to set the Q and Q outputs high or low independent of the CLK pin.


The SN74AS305 has output and pulse skew parameters  $t_{sk(0)}$  and  $t_{sk(p)}$  to guarantee performance as a clock driver when a divide-by-two function is required.

The SN74AS305 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .


#### **FUNCTION TABLE**

INPUTS			OUTPUTS		
CLR	PRE	CLK	Q1-Q4	Q5-Q8	
L	Н	Х	L	Н	
н	L	X	Н	L	
L	L	X	L†	L†	
н	Н	L	Q <sub>0</sub>	$\overline{Q}_0$	
Н	Н	1	$\overline{Q}_0$	Q <sub>0</sub>	

<sup>†</sup> This configuration will not persist when PRE or CLR returns to its inactive (high) level.



## logic symbol<sup>‡</sup>




<sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

1

## SN74AS305 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER

## logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, V <sub>I</sub>	
Operating free-air temperature range	. 0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			٧
VIL	Low-level input voltage			0.8	٧
ЮН	High-level output current			- 24	mA
loL	Low-level output current			48	mA
TA	Operating free-air temperature	0		70	°C



### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	NDITIONS MIN		TYP	MAX	UNIT
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = – 18 mA			- 1.2	V
\/	V <sub>CC</sub> = 4.5 V to 5.5 V,	I <sub>OH</sub> = – 2 mA	V <sub>CC</sub> -2			V
Voн	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = – 24 mA	2	2.8		v
VOL	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 48 mA		0.3	0.5	V
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7.0 V			0.1	mA
ИН	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V			20	μΑ
ηL	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			- 0.5	mA
10 <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	- 50		- 150	mA
'cc	V <sub>CC</sub> = 5.5 V,	See Note 1		40	70	mA

### timing requirements

PARAMETER			MIN	NOM	MAX	UNIT
fclock	Clock frequency		0		80	MHz
		CLK high	4			
t <sub>w</sub>	Pulse duration	CLK low	6			ns
		CLR or PRE low	5			
t <sub>su</sub>	Setup time before CLK↑	CLR or PRE inactive	6			ns


# switching characteristics over recommended operating free-air temperature range

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub> ‡				80			MHz
<sup>‡</sup> PLH	CLK	Q, $\overline{\mathbf{Q}}$	R <sub>L</sub> = 500 Ω,	2	6	9	ns
<sup>t</sup> PHL	- CLK	u, u	C <sub>L</sub> = 50 pF,	2	6	9	
<sup>t</sup> PLH	PRE or CLR	Q, $\overline{\mathbf{Q}}$	V <sub>CC</sub> = 4.5 V to 5.5 V	3	7	12	ns
<sup>‡</sup> PHL	PHE OI CEN	u, u		3	7	12	113
t-1/0)	CLK	Q, <u>Q</u>				1	ns
<sup>t</sup> sk(O)	CLK	Q1 thru Q8	T			1.5	
t-1./->	CLK	Q1, Q8	R <sub>L</sub> = 500 Ω, C <sub>L</sub> = 10-30 pF, V <sub>CC</sub> = 4.5 V to 5.5 V			1.5	ns
<sup>t</sup> sk(p)	CLK	Q2 thru Q7				2	,,,,
t <sub>r</sub>						4.5	ns
t <sub>f</sub>						3.5	ns

 $<sup>\</sup>ddagger$  f<sub>max</sub> minimum values are at C<sub>L</sub> = 0 to 30 pF.

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true shorst-circuit output current, I<sub>OS</sub>. NOTE 1: ICC is measured with CLK and PRE grounded, then with CLK and CLR grounded.


#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $t_f = 2.5$  ns.  $t_f = 2.5$  ns.

Figure 1. Load Circuit and Voltage Waveforms



NOTES: A.  $t_{sk(0)}$  CLK to Q are calculated as the greater of:

- 1) The difference between the fastest and slowest of tpLHn (n = 1, 2, 3, 4),
- 2) the difference between the fastest and slowest of tpHLn (n = 1, 2, 3, 4).
- B.  $t_{sk(0)}$  CLK to  $\overline{Q}$  are calculated as the greater of: 1) The difference between the fastest and slowest of  $t_{PLHn}$  (n = 5, 6, 7, 8), and 2) The difference between the fastest and slowest of tpHLn (n = 5, 6, 7, 8).
- C.  $t_{sk(0)}$  CLK to Q and  $\overline{Q}$  are calculated as the greater of:
  - 1) The difference between the fastest and slowest of  $t_{PLHn}$  (n = 1, 2, 3, 4),  $t_{PHLn}$  (n = 5, 6, 7, 8) and 2) the difference between the fastest and slowest of  $t_{PHLn}$  (n = 1, 2, 3, 4),  $t_{PLHn}$  (n = 5, 6, 7, 8).
- D.  $t_{sk(p)}$  is calculated as the greater of  $|t_{pLHn} t_{pHLn}|$  (n = 1, 2, 3, ..., 8).

Figure 2. Waveforms for Calculation of tsk

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated