### SN74AS303 OCTAL DIVIDE-BY-2 CIRCUITS/CLOCK DRIVERS

Q3  $\Pi$ 

Q4

GND 3

GND 4

GND∏ 5

Q5¶ 6

Q6[] 7 Q7[] 8

SN74AS303...D<sup>†</sup> OR N PACKAGE

(TOP VIEW)

16 Q2

15 Q1

14 CLR

13 VCC

12 VCC

10 PRE

Q8

D3543, JULY 1990

- Maximum Output Skew of 1 ns
- Maximum Pulse Skew of 1 ns
- Center-Pin V<sub>CC</sub> and GND Configurations to Minimize High-Speed Switching Noise
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

### description

The SN74AS303 contains eight flip-flops designed to have low skew between outputs. The

† Contact factory for information on availability of S.O. package.

eight outputs (six in-phase with CLK and two out-of-phase) toggle on successive CLK pulses.  $\overline{PRE}$  and  $\overline{CLR}$  inputs are provided to set the Q and  $\overline{Q}$  outputs high or low independent of the CLK pin.

The 'AS303 has output and pulse skew parameters  $t_{sk(0)}$  and  $t_{sk(p)}$  to ensure performance as a clock driver when a divide-by-two function is required.


The SN74AS303 is characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLE**

INPUTS			OUTPUTS		
CLR	PRE	CLK	Q1-Q6	<u>Q</u> 7– <u>Q</u> 8	
L	Н	Х	L	Н	
Н	L	X	Н	L	
ᆫ	L	×	L‡	L‡	
н	Н	<b>†</b>	$\overline{Q}_0$	$Q_0$	
Н	Н	L	$Q_0$	$\overline{Q}_0$	

<sup>†</sup> This configuration will not persist when PRE or CLR returns to its inactive (high) level.

## logic symbol§




<sup>§</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

1

# SN74AS303 OCTAL DIVIDE-BY-2 CIRCUITS/CLOCK DRIVERS

# logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>
Input voltage, V <sub>1</sub> 7 V
Operating free-air temperature range 0°C to 70°C
Storage temperature range – 65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
ЮН	High-level output current			- 24	mA
IOL	Low-level output current			48	mA
TA	Operating free-air temperature	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN TYPT	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = – 18 mA		- 1.2	V
	V <sub>CC</sub> = 4.5 V to 5.5 V,	I <sub>OH</sub> = -2 mA	V <sub>CC</sub> <sup>-2</sup>		V
VOH	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = 24 mA	2 2.8		· ·
VoL	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 48 mA	0.3	0.5	V
1	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V		0.1	mA
<sup>1</sup> IH	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V		20	μΑ
l <sub>IL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V		- 0.5	mA
10 <sup>‡</sup>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	- 50	- 150	mA
¹cc	V <sub>CC</sub> = 5.5 V,	See Note 1	40	70	mA

#### timing requirements

		PARAMETER	MIN	MAX	UNIT
fclock	Clock frequency		0	80	MHz
t <sub>W</sub> Pulse duration		CLR or PRE low	5		
	CLK high	4		ns	
		CLK low	6		
tsu	Setup time before CLK↑	CLR or PRE inactive	6		ns


# switching characteristics over recommended operating free-air temperature range (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
f <sub>max</sub> §				80		MHz
<sup>t</sup> PLH		Q, $\overline{Q}$	$R_L = 500  \Omega$ , $C_L = 50  pF$	2	9	ns
<sup>†</sup> PHL	CLK	Q, Q		2	9	ns
†PLH			3	12	ns	
t <sub>PHL</sub>	PRE or CLR	Q, <del>Q</del>	$R_L = 500 \Omega$ , $C_L = 50 pF$	3	12	ns
<sup>t</sup> sk(o)	CLK	Q	$R_L = 500 \Omega$ , $C_L = 10 pF to 30 pF$		1	
		ā			1	ns
	1	Q, $\overline{Q}$			2	
tsk(p)	CLK	Q, Q	$R_L = 500 \Omega$ , $C_L = 10  pF \text{ to } 30  pF$		1	ns
t <sub>r</sub>					4.5	ns
tf					3.5	ns

 $<sup>\</sup>S$  f<sub>max</sub> minimum values are at C<sub>L</sub> = 0 to 30 pF.

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>. NOTE 1: I<sub>CC</sub> is measured with CLK and PRE grounded, then with CLK and CLR grounded.

#### PARAMETER MEASUREMENT INFORMATION



#### **LOAD CIRCUIT**





Figure 1. Load Circuit and Voltage Waveforms

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $t_r = 2.5$  ns,  $t_f = 2.5$  ns.



- NOTES: A.  $t_{sk(0)}$ , CLK to Q, is calculated as the greater of: 1. The difference between the fastest and slowest of  $t_{PLHn}$  ( n = 1, 2, 3, 4, 5, 6), and
  - 2. the difference between the fastest and slowest of  $tp_{HLn}$  ( n = 1, 2, 3, 4, 5, 6).
  - B.  $t_{SK(0)}$ , CLK to  $\overline{Q}$ , is calculated as the greater of:  $|t_{PLH7} t_{PLH8}|$  and  $|t_{PHL7} t_{PHL8}|$ .
  - C.  $t_{sk(0)}$ , CLK to Q and  $\overline{Q}$ , is calculated as the greater of:
    - 1. The difference between the fastest and slowest of tpLHn (n = 1, 2, 3, 4, 5, 6), tpHL7, and tpHL8, and
    - 2. the difference between the fastest and slowest of tpHLn (n = 1, 2, 3, 4, 5, 6), tpLH7, and tpLH8.
  - D.  $t_{sk(p)}$  is calculated as the greater of  $|t_{PLHn} t_{PHLn}|$  ( n = 1, 2, 3, ..., 8 ).

Figure 2. Waveforms for Calculation of t<sub>sk(o)</sub>



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated