

SN54LV273, SN74LV273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS195B – FEBRUARY 1993 – REVISED APRIL 1996

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs**

description


These octal D-type flip-flops are designed for 2.7-V to 5.5-V V_{CC} operation.

The 'LV273 are positive-edge-triggered flip-flops with direct clear ($\overline{\text{CLR}}$) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.


The SN74LV273 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV273 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV273 is characterized for operation from -40°C to 85°C .

SN54LV273 . . . J OR W PACKAGE
SN74LV273 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LV273 . . . FK PACKAGE
(TOP VIEW)




SN54LV273, SN74LV273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS195B – FEBRUARY 1993 – REVISED APRIL 1996

FUNCTION TABLE
(each flip-flop)


INPUTS			OUTPUT Q
CLR	CLK	D	
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q ₀

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for DB, DW, J, PW, and W packages.

logic diagram (positive logic)



SN54LV273, SN74LV273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS195B – FEBRUARY 1993 – REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input voltage range, V_I (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V_{CC} or GND	±50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range, T_{stg}	–65°C to 150°C

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. This value is limited to 7 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 4)

			SN54LV273		SN74LV273		UNIT
			MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage		2.7	5.5	2.7	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		2		V
		V _{CC} = 4.5 V to 5.5 V	3.15		3.15		
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V	0.8		0.8		V
		V _{CC} = 4.5 V to 5.5 V	1.65		1.65		
V _I	Input voltage		0	V _{CC}	0	V _{CC}	V
V _O	Output voltage		0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V to 3.6 V	−6		−6		mA
		V _{CC} = 4.5 V to 5.5 V	−12		−12		
I _{OL}	Low-level output current	V _{CC} = 2.7 V to 3.6 V	6		6		mA
		V _{CC} = 4.5 V to 5.5 V	12		12		
Δt/Δv	Input transition rise or fall rate		0	100	0	100	ns/V
T _A	Operating free-air temperature		−55	125	−40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

SN54LV273, SN74LV273

OCTAL D-TYPE FLIP-FLOPS

WITH CLEAR

SCLS195B – FEBRUARY 1993 – REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} [†]	SN54LV273			SN74LV273			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	I _{OH} = –100 μA	MIN to MAX	V _{CC} –0.2			V _{CC} –0.2			V
	I _{OH} = –6 mA	3 V	2.4			2.4			
	I _{OH} = –12 mA	4.5 V	3.6			3.6			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2			0.2			V
	I _{OL} = 6 mA	3 V	0.4			0.4			
	I _{OL} = 12 mA	4.5 V	0.55			0.55			
I _I	V _I = V _{CC} or GND	3.6 V	±1			±1			μA
		5.5 V	±1			±1			
I _{OZ}	V _O = V _{CC} or GND, I _O = 0	3.6 V	±5			±5			μA
		5.5 V	±5			±5			
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20			20			μA
		5.5 V	20			20			
ΔI _{CC}	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	500			500			μA
C _i	V _I = V _{CC} or GND	3.3 V	2.5			2.5			pF
		5 V	3			3			

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			SN54LV273						UNIT
			V _{CC} = 5.5 V ± 0.5 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		0	60	0	50	0	40	MHz
t _w	Pulse duration	CLR low	6		10		12		ns
		CLK high or low	7		10		12		
t _{su}	Setup time before CLK↑	Data	8		12		14		ns
		CLR inactive	2		2		2		
t _h	Hold time, data after CLK↑		3		2		2		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			SN74LV273						UNIT
			V _{CC} = 5.5 V ± 0.5 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		0	60	0	50	0	40	MHz
t _w	Pulse duration	CLR low	6		10		12		ns
		CLK high or low	7		10		12		
t _{su}	Setup time before CLK↑	Data	8		12		14		ns
		CLR inactive	2		2		2		
t _h	Hold time, data after CLK↑		3		2		2		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV273, SN74LV273
OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR

SCLS195B – FEBRUARY 1993 – REVISED APRIL 1996

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LV273								UNIT
			V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX	
f _{max}			60	100		50	80		40		MHz
t _{pd}	CLK	Q		11	16		16	22		26	ns
t _{PHL}	$\overline{\text{CLR}}$	Q		13	22		14	24		30	ns

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LV273								UNIT
			V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX	
f _{max}			60	100		50	80		40		MHz
t _{pd}	CLK	Q		11	16		16	22		26	ns
t _{PHL}	<u>CLR</u>	Q		13	22		14	24		30	ns

operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	V_{CC}	TYP	UNIT
C_{pd}	Power dissipation capacitance per flip-flop	$C_L = 50 \text{ pF}, \quad f = 10 \text{ MHz}$	3.3 V	32	pF
			5 V	41	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LV273, SN74LV273

OCTAL D-TYPE FLIP-FLOPS

WITH CLEAR





SCLS195B – FEBRUARY 1993 – REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _Z
t _{PHZ} /t _{PZH}	GND

WAVEFORM CONDITION	V _{CC} = 4.5 V to 5.5 V	V _{CC} = 2.7 V to 3.6 V
V _m	0.5 × V _{CC}	1.5 V
V _i	V _{CC}	2.7 V
V _Z	2 × V _{CC}	6 V



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - t_{PZL} and t_{PZH} are the same as t_{en}.
 - t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.