

Data sheet acquired from Harris Semiconductor SCHS180A

High Speed CMOS Logic Hex Buffer/Line Driver, Three-State Non-Inverting and Inverting

November 1997 - Revised May 2000

Features

- · Buffered Inputs
- . High Current Bus Driver Outputs
- Typical Propagation Delay t_{PLH} , t_{PHL} = 8ns at V_{CC} = 5V, C_1 = 15pF, T_{Δ} = 25°C
- Fanout (Over Temperature Range)
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at V_{CC} = 5V
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility,
 V_{IL}= 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, $I_I \le 1\mu A$ at V_{OL} , V_{OH}

Description

The 'HC365, 'HCT365, and 'HC366 silicon gate CMOS threestate buffers are general purpose high-speed non-inverting and inverting buffers. They have high drive current outputs which enable high speed operation even when driving large bus capacitances. These circuits possess the low power dissipation of CMOS circuitry, yet have speeds comparable to low power Schottky TTL circuits. Both circuits are capable of driving up to 15 low power Schottky inputs.

The 'HC365 and 'HCT365 are non-inverting buffers, whereas the 'HC366 is an inverting buffer. These devices have two three-state control inputs $(\overline{OE1}$ and $\overline{OE2})$ which are NORed together to control all six gates.

The 'HCT365 logic families are speed, function and pin compatible with the standard LS logic family.

Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC365F3A	-55 to 125	16 Ld CERDIP
CD74HC365E	-55 to 125	16 Ld PDIP
CD74HC365M	-55 to 125	16 Ld SOIC
CD54HCT365F3A	-55 to 125	16 Ld CERDIP
CD74HCT365E	-55 to 125	16 Ld PDIP
CD74HCT365M	-55 to 125	16 Ld SOIC
CD54HC366F3A	-55 to 125	16 Ld CERDIP
CD74HC366E	-55 to 125	16 Ld PDIP
CD74HC366M	-55 to 125	16 Ld SOIC

NOTES:

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- Wafer or die for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information.


Pinout


CD54HC365, CD54HC366, CD54HC366 (CERDIP) CD74HC365, CD74HC365, CD74HC366 (PDIP, SOIC) TOP VIEW



Functional Diagrams

HC365, HCT365





TRUTH TABLE

	INPUTS		OUTPUTS (Y)					
OE1	OE2	Α	HC/HCT365	HC366				
L	L	L	L	Н				
L	L	Н	Н	L				
Х	Н	Х	Z	Z				
Н	Х	Х	Z	Z				


NOTE:

H = High Voltage Level L = Low Voltage Level

X = Don't Care

Z = High Impedance (OFF) State

Logic Diagram



NOTE: Inverter not included in HC/HCT365.

FIGURE 1. LOGIC DIAGRAM FOR THE HC/HCT365 AND HC366 (OUTPUTS FOR HC/HCT365 ARE COMPLEMENTS OF THOSE SHOWN, i.e., 1Y, 2Y, ETC.)

Absolute Maximum Ratings

DC Supply Voltage, V _{CC} 0.5V to 7V
DC Input Diode Current, I _{IK}
For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$
DC Output Diode Current, I _{OK}
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$
DC Drain Current, per Output, IO
For $-0.5V < V_O < V_{CC} + 0.5V$
DC Output Source or Sink Current per Output Pin, IO
For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$
DC V_{CC} or Ground Current, I_{CC} ±50mA

Thermal Information

Thermal Resistance (Typical, Note 3)	θ_{JA} (oC/W)
PDIP Package	. 90
SOIC	
Maximum Junction Temperature	150 ^o C
Maximum Storage Temperature Range	-65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC - Lead Tips Only)	

Operating Conditions

Temperature Range, T_A 55 0 C to 125 0 C Supply Voltage Range, V_{CC}
HC Types
HCT Types
DC Input or Output Voltage, V _I , V _O 0V to V _{CC}
Input Rise and Fall Time
2V
4.5V 500ns (Max)
6V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

3. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications

			ST ITIONS			25°C		-40°C T	O 85°C	-55°C T	O 125 ⁰ C	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES												
High Level Input	V _{IH}	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	V _{IL}	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	V _{OH}	V _{IH} or	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads		V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output			-6	4.5	3.98	-	-	3.84	-	3.7	-	V
Voltage TTL Loads			-7.8	6	5.48	-	-	5.34	-	5.2	-	٧
Low Level Output	V _{OL}	V _{IH} or	0.02	2	-	-	0.1	ı	0.1	-	0.1	V
Voltage CMOS Loads		V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
OMOG Esads			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output			6	4.5	-	-	0.26	-	0.33	-	0.4	V
Voltage TTL Loads			7.8	6	-	-	0.26	Ī	0.33	-	0.4	V
Input Leakage Current	II	V _{CC} or GND	-	6	-	-	±0.1	-	±1	-	±1	μΑ
Quiescent Device Current	I _{CC}	V _{CC} or GND	0	6	-	-	8	-	80	-	160	μА

DC Electrical Specifications (Continued)

			ST ITIONS			25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Three-State Leakage Current	l _{OZ}	V _{IL} or V _{IH}	V _O = V _{CC} or GND	6	-	-	±0.5	-	±5.0	-	±10	μА
HCT TYPES			•									
High Level Input Voltage	V _{IH}	=	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V _{IL}	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V _{OH}	V _{IH} or V _{IL}	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V _{OL}	V _{IH} or V _{IL}	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current	lį	V _{CC} to GND	0	5.5	-	-	±0.1	-	±1	-	±1	μА
Quiescent Device Current	Icc	V _{CC} or GND	0	5.5	-	-	8	-	80	-	160	μА
Additional Quiescent Device Current Per Input Pin: 1 Unit Load (Note 4)	Δl _{CC}	V _{CC} -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μΑ
Three-State Leakage Current	l _{OZ}	V _{IL} or V _{IH}	V _O = V _{CC} or GND	5.5	-	-	±0.5	-	±5.0	-	±10	μΑ

NOTE:

HCT Input Loading Table

INPUT	UNIT LOADS				
ŌE1	0.6				
All Others	0.55				

NOTE: Unit Load is ΔI_{CC} limit specified in DC Electrical Specifications table, e.g., 360 μ A max at 25 o C.

Switching Specifications - HC/HCT365 Input t_{r} , t_{f} = 6ns

		TEST		25°C		-40°C TO 85°C	-55°C TO 125°C	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	TYP	MAX	MAX	MAX	UNITS
HC TYPES					_			
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	105	130	160	ns
Data to Outputs HC/HCT365			4.5	-	21	26	32	ns
			6	-	18	22	27	ns
		C _L = 15pF	5	8	-	-	-	ns

^{4.} For dual-supply systems theoretical worst case (V_I = 2.4V, V_{CC} = 5.5V) specification is 1.8mA.

Switching Specifications - HC/HCT365 Input $t_{\rm f},\,t_{\rm f}$ = 6ns (Continued)

		TEST		25°C		-40°C TO 85°C	-55°C TO 125°C	
PARAMETER	SYMBOL	CONDITIONS	V _{CC} (V)	TYP	MAX	MAX	MAX	UNITS
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	110	140	165	ns
Data to Outputs HC366			4.5	-	22	28	33	ns
			6	-	19	24	28	ns
		C _L = 15pF	5	9	-	-	-	ns
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	2	-	150	190	225	ns
Output Enable and Disable to Outputs			4.5	-	30	38	45	ns
			6	-	26	33	38	ns
		C _L = 15pF	5	12	-	-	-	ns
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	2	-	60	75	90	ns
			4.5	-	12	15	18	ns
			6	-	10	13	15	ns
Input Capacitance	C _I	-	-	-	10	10	10	pF
Three-State Output Capacitance	CO	-	-	-	20	20	20	pF
Power Dissipation Capacitance (Notes 5, 6)	C _{PD}	-	5	40	-	-	-	pF
HCT TYPES								
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	25	31	38	ns
Data to Outputs HC/HCT365		C _L = 15pF	5	9	-	-	-	ns
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	27	34	41	ns
Data to Outputs HC366		C _L = 15pF	5	11	-	-	-	ns
Propagation Delay,	t _{PLH} , t _{PHL}	C _L = 50pF	4.5	-	35	44	53	ns
Output Enable and Disable to Outputs		C _L = 15pF	5	14	-	-	-	ns
Output Transition Time	t _{TLH} , t _{THL}	C _L = 50pF	4.5	-	12	15	18	ns
Input Capacitance	C _{IN}	-	-	-	10	10	10	pF
Three-State Capacitance	CO	-	-	-	20	20	20	pF
Power Dissipation Capacitance (Notes 5, 6)	C _{PD}	-	5	42	-	-	-	pF

NOTES:

^{5.} $C_{\mbox{\scriptsize PD}}$ is used to determine the dynamic power consumption, per buffer.

^{6.} $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ where f_i = Input Frequency, C_L = Output Load Capacitance, V_{CC} = Supply Voltage.

Test Circuits and Waveforms




FIGURE 2. HC TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 3. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC




FIGURE 4. HC THREE-STATE PROPAGATION DELAY WAVEFORM





FIGURE 5. HCT THREE-STATE PROPAGATION DELAY WAVEFORM



NOTE: Open drain waveforms t_{PLZ} and t_{PZL} are the same as those for three-state shown on the left. The test circuit is Output $R_L = 1k\Omega$ to V_{CC} , $C_L = 50pF$.

FIGURE 6. HC AND HCT THREE-STATE PROPAGATION DELAY TEST CIRCUIT

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated