

SCBS703F - AUGUST 1997 - REVISED JUNE 2000

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

#### SN54LVTH125...J PACKAGE SN74LVTH125...D, DB, DGV, OR PW PACKAGE (TOP VIEW)



# SN54LVTH125 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

### description

These bus buffers are designed specifically for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTH125 devices feature independent line drivers with 3-state outputs. Each output is in the high-impedance state when the associated output-enable (OE) input is high.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH125 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTH125 is characterized for operation from –40°C to 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# FUNCTION TABLE (each buffer)


INP	JTS	OUTPUT
ŌĒ	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z


## logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, and PW packages.

### logic diagram (positive logic)





Pin numbers shown are for the D, DB, DGV, J, and PW packages.

SCBS703F - AUGUST 1997 - REVISED JUNE 2000

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)	
Current into any output in the low state, IO: SN54LVTH125	96 mA
SN74LVTH125	
Current into any output in the high state, IO (see Note 2): SN54LVTH125	48 mA
SN74LVTH125	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Package thermal impedance, θ <sub>JA</sub> (see Note 3): D package	86°C/W
DB package	
DGV package	127°C/W
PW package	
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  - 3. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 4)

		SN54LV	ГН125	SN74LV	UNIT		
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2	N	2		V	
V <sub>IL</sub>	Low-level input voltage					0.8	V
VI	Input voltage	9	5.5		5.5	V	
IOH	High-level output current					-32	mA
lOL	Low-level output current		70	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	90	10		10	ns/V
Δt/ΔVCC	Power-up ramp rate		200		200		μs/V
T <sub>A</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## SN54LVTH125, SN74LVTH125 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

SCBS703F - AUGUST 1997 - REVISED JUNE 2000

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54	LVTH12	5	SN74	UNIT			
				MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNII	
VIK		$V_{CC} = 2.7 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	$I_{OH} = -100 \mu A$	V <sub>CC</sub> -0.2			V <sub>CC</sub> -0.2				
Vou		$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4			V	
VOH		VCC = 3 V	I <sub>OH</sub> = -24 mA	2						V	
		VCC = 3 V	I <sub>OH</sub> = -32 mA				2				
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA			0.2			0.2		
		VCC = 2.7 V	I <sub>OL</sub> = 24 mA			0.5			0.5	1	
Voi			I <sub>OL</sub> = 16 mA			0.4			0.4	V	
VOL		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	I <sub>OL</sub> = 32 mA			0.5			0.5	V	
		VCC = 3 V	$I_{OL} = 48 \text{ mA}$			0.55				1 1	
			I <sub>OL</sub> = 64 mA						0.55	1	
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V			10			10		
II	Control inputs	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND		VIEW	±1			±1	μΑ	
·	Data inputs	VCC = 3.6 V	V <sub>I</sub> = V <sub>CC</sub>		Q.	1			1		
			V <sub>I</sub> = 0		1	-5			<b>–</b> 5		
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_{I}$ or $V_{O} = 0$ to 4.5 V	à	5				±100	μА	
	Data inputs	inputs V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	75,0	75 75						
I <sub>I(hold)</sub>			V <sub>I</sub> = 2 V	-75			-75			μΑ	
		$V_{CC} = 3.6 V^{\ddagger}$ ,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$						±500		
lozh		$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 3 V			5			5	μΑ	
lozL		$V_{CC} = 3.6 \text{ V},$	$V_0 = 0.5 V$			<b>-</b> 5			<b>–</b> 5	μΑ	
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, $V_{O} = 0$	0.5 V to 3 V,			±50*			±50	μΑ	
l <sub>OZPD</sub>		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, $V_{O}$ = $\frac{V_{CC}}{OE}$ = don't care	0.5 V to 3 V,			±50*			±50	μΑ	
lcc		V <sub>CC</sub> = 3.6 V,	Outputs high		0.12	0.19		0.12	0.19		
		$I_{O} = 0$ ,	Outputs low		4.5	7		4.5	7	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		0.12	0.19		0.12	0.19		
Δl <sub>CC</sub> §		$V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND				0.3			0.2	mA	
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF	
Со		V <sub>O</sub> = 3 V or 0			6.5			6.5		pF	

 $<sup>\</sup>ensuremath{\ast}$  On products compliant to MIL-PRF-38535, this parameter is not production tested.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>&</sup>lt;sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.


SCBS703F - AUGUST 1997 - REVISED JUNE 2000

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN54LVTH125			SN74LVTH125								
PARAMETER	FROM (INPUT)		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT		
			MIN	MAX	MIN	MAX	MIN	TYP <sup>†</sup>	MAX	MIN	MAX			
tPLH	А	V	1	4.2	4	4.7	1	2	3.5		4.5	ns		
t <sub>PHL</sub>		A	'	1	4.1	40	5.1	1	2.1	3.9		4.9	115	
<sup>t</sup> PZH	ŌĒ	~	1	4.9	2	5.6	1	2	4		5.5	ns		
tPZL		'	1.1	4.9		5.6	1.1	2.1	4		5.4	115		
<sup>t</sup> PHZ	ŌĒ	ŌĒ	ŌĒ	<b>~</b>	1.5	5.3		5.9	1.5	2.3	4.5		5.7	ns
t <sub>PLZ</sub>				1	1.3	4.7		4.2	1.3	2.8	4.5		4	110

 $<sup>\</sup>dagger$  All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O} = 50 \Omega$ ,  $t_{f} \leq 2.5 \text{ ns.}$
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated