

SN74SSTL16837

20-BIT SSTL_3 INTERFACE UNIVERSAL BUS DRIVER

WITH 3-STATE OUTPUTS

SCBS675F – SEPTEMBER 1996 – REVISED MAY 1998

- Member of the Texas Instruments *Widebus™* Family
- Supports SSTL_3 Signal Inputs and Outputs
- Flow-Through Architecture Optimizes PCB Layout
- Meets SSTL_3 Class I and Class II Specifications
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Packaged in Plastic Thin Shrink Small-Outline Package

description

This 20-bit universal bus driver is designed for 3-V to 3.6-V V_{CC} operation and SSTL_3 or LVTTTL I/O levels.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when latch enable (LE) is high. The A data is latched if LE is low and clock (CLK) is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74SSTL16837 is characterized for operation from 0°C to 70°C.

DGG PACKAGE
(TOP VIEW)

Y1	1	64	A1
Y2	2	63	A2
GND	3	62	GND
Y3	4	61	A3
Y4	5	60	A4
V_{DDQ}	6	59	V_{CC}
Y5	7	58	A5
Y6	8	57	A6
GND	9	56	GND
Y7	10	55	A7
Y8	11	54	A8
V_{DDQ}	12	53	V_{CC}
Y9	13	52	A9
Y10	14	51	A10
GND	15	50	GND
\overline{OE}	16	49	CLK
V_{REF}	17	48	LE
GND	18	47	GND
Y11	19	46	A11
Y12	20	45	A12
V_{DDQ}	21	44	V_{CC}
Y13	22	43	A13
Y14	23	42	A14
GND	24	41	GND
Y15	25	40	A15
Y16	26	39	A16
V_{DDQ}	27	38	V_{CC}
Y17	28	37	A17
Y18	29	36	A18
GND	30	35	GND
Y19	31	34	A19
Y20	32	33	A20



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated

SN74SSTL16837
20-BIT SSTL_3 INTERFACE UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS


SCBS675F – SEPTEMBER 1996 – REVISED MAY 1998

FUNCTION TABLE				
INPUTS				OUTPUT Y
\overline{OE}	LE	CLK	A	
L	H	X	H	H
L	H	X	L	L
L	L	\uparrow	H	H
L	L	\uparrow	L	L
L	L	H	X	Y_0^\dagger
L	L	L	X	Y_0^\ddagger
H	X	X	X	Z

† Output level before the indicated steady-state input conditions were established, provided that CLK was high before LE went low

‡ Output level before the indicated steady-state input conditions were established

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, V_{CC} or V_{DDQ}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{DDQ} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Continuous output current, I_O ($V_O = 0$ to V_{DDQ})	± 50 mA
Continuous current through each V_{CC} , V_{DDQ} , or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3)	73°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

§ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{DDQ}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.



SN74SSTL16837

20-BIT SSTL_3 INTERFACE UNIVERSAL BUS DRIVER

WITH 3-STATE OUTPUTS

SCBS675F – SEPTEMBER 1996 – REVISED MAY 1998

recommended operating conditions (see Note 4)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	V _{DDQ}		3.6	V
V _{DDQ}	Output supply voltage	3		3.6	V
V _{REF}	Reference voltage (V _{REF} = 0.45 × V _{DDQ})	1.3	1.5	1.7	V
V _{TT}	Termination voltage	V _{REF} –50mV	V _{REF}	V _{REF} +50mV	V
V _I	Input voltage	0		V _{CC}	V
V _{IH}	AC high-level input voltage	All inputs		V _{REF} +400mV	V
V _{IL}	AC low-level input voltage	All inputs		V _{REF} –400mV	V
V _{IH}	DC high-level input voltage	All inputs		V _{REF} +200mV	V
V _{IL}	DC low-level input voltage	All inputs		V _{REF} –200mV	V
I _{OH}	High-level output current			–20	mA
I _{OL}	Low-level output current			20	
T _A	Operating free-air temperature	0		70	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V _{CC}	MIN	TYP†	MAX	UNIT
V _{IK}		I _I = −18 mA		3 V			−1.2	V
V _{OH}		I _{OH} = −100 μA		3 V to 3.6 V	V _{CC} −0.2			V
		I _{OH} = −16 mA		3 V	2.2			
		I _{OH} = −20 mA			2.1			
V _{OL}		I _{OL} = 100 μA		3 V to 3.6 V	0.2		V	
		I _{OL} = 16 mA		3 V	0.5			
		I _{OL} = 20 mA			0.55			
I _I	LE	V _I = 2.1 V or 0.9 V	V _{REF} = 1.3 V or 1.7 V	3.6 V	±40		μA	
		V _I = 3.6 V or 0			±1.2		mA	
	Data inputs, \overline{OE}	V _I = 2.1 V or 0.9 V	V _{REF} = 1.3 V or 1.7 V	3.6 V	±5		μA	
		V _I = 3.6 V or 0			±5			
	CLK	V _I = 2.1 V or 0.9 V	V _{REF} = 1.3 V or 1.7 V	3.6 V	±150		mA	
		V _I = 3.6 V or 0			±4			
	V _{REF}	V _{REF} = 1.3 V or 1.7 V			3.6 V	±150		μA
I _{OZ}		V _O = 0.9 V or 2.1 V		3.6 V	±10		μA	
		V _O = 0 or 3.6 V			±10			
I _{CC}		V _I = 2.1 V or 0.9 V	I _O = 0	3.6 V	90		mA	
		V _I = 3.6 V or 0			90			
C _i	Control inputs	V _I = 2.1 V or 0.9 V		3.3 V	2.5		pF	
	A port				2			
C _O	Y port	V _O = 2.1 V or 0.9 V		3.3 V	3		pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SN74SSTL16837

20-BIT SSTL_3 INTERFACE UNIVERSAL BUS DRIVER

WITH 3-STATE OUTPUTS

SCBS675F – SEPTEMBER 1996 – REVISED MAY 1998

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		UNIT
				MIN	MAX	
f_{clock}	Clock frequency			200		MHz
t_w	Pulse duration	LE high		2.5		ns
		CLK high or low		2.5		
t_{su}	Setup time	A before CLK \uparrow	LE low	1.5		ns
		A before LE \downarrow	CLK high	1.5		
			CLK low	2		
t_h	Hold time	A after CLK \uparrow	LE low	1		ns
		A after LE \downarrow		1		


switching characteristics over recommended operating free-air temperature range,
Class I, $V_{\text{REF}} = V_{\text{TT}} = V_{\text{DDQ}} \times 0.45$ and $C_L = 10\text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		UNIT
			MIN	MAX	
f_{max}			200		MHz
t_{pd}	A	Y	1.1	4	ns
	LE		1.5	4.1	
	CLK		1	3	
t_{en}	$\overline{\text{OE}}$	Y	1.8	5.5	ns
t_{dis}	$\overline{\text{OE}}$	Y	1.8	6	ns

switching characteristics over recommended operating free-air temperature range,
Class II, $V_{\text{REF}} = V_{\text{TT}} = V_{\text{DDQ}} \times 0.45$ and $C_L = 30\text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		UNIT
			MIN	MAX	
f_{max}			200		MHz
t_{pd}	A	Y	1.1	4.2	ns
	LE		1.5	4.3	
	CLK		1	3.2	
t_{en}	$\overline{\text{OE}}$	Y	1.8	5.5	ns
t_{dis}	$\overline{\text{OE}}$	Y	1.8	6	ns

PARAMETER MEASUREMENT INFORMATION



$^\dagger V_{REF} = 0.45 V_{DDQ}$

$^\ddagger V_{IH} = V_{REF} + 400\text{mV}$ (AC voltage levels)

$^\S V_{IL} = V_{REF} - 400\text{mV}$ (AC voltage levels)

NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\ \text{MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 1.25\ \text{ns/V}$, $t_f \leq 1.25\ \text{ns/V}$.

D. The outputs are measured one at a time with one transition per measurement.

E. $V_{TT} = V_{REF} = V_{DDQ} \times 0.45$

F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .

G. t_{PZL} and t_{PZH} are the same as t_{en} .

H. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.