### SN74SSTL16837 20-BIT SSTL\_3 INTERFACE UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCBS675F - SEPTEMBER 1996 - REVISED MAY 1998

Member of the Texas Instruments
<i>Widebus</i> ™ Family

- Supports SSTL\_3 Signal Inputs and Outputs
- Flow-Through Architecture Optimizes PCB Layout
- Meets SSTL\_3 Class I and Class II Specifications
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Packaged in Plastic Thin Shrink Small-Outline Package

#### description

This 20-bit universal bus driver is designed for 3-V to 3.6-V  $V_{CC}$  operation and SSTL\_3 or LVTTL I/O levels.

Data flow from A to Y is controlled by the output-enable  $(\overline{OE})$  input. The device operates in the transparent mode when latch enable (LE) is high. The A data is latched if LE is low and clock (CLK) is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74SSTL16837 is characterized for operation from 0°C to 70°C.

DGG PACKAGE (TOP VIEW)						
Y1 [ Y2 [ GND [ Y3 [ Y4 [ V <sub>DDQ</sub> [ Y5 [ GND [ Y7 [ Y8 [ V <sub>DDQ</sub> [	(TOP ) 1 2 3 4 5 6 7 8 9 10 11 12		) A1 A2 GND A3 A4 Vcc A5 A6 GND A7 A8 Vcc			
Y9 [	13	52	] A9			
Y10 [	14	51	] A10			
GND [	15	50	] GND			
OE [	16	49	] CLK			
V <sub>REF</sub> [	17	48	LE			
GND [	18	47	GND			
Y11 [	19	46	A11			
Y12	20	45	A12			
V <sub>DDQ</sub>	21	44	V <sub>CC</sub>			
Y13	22	43	A13			
Y14	23	42	A14			
GND [	24	41	GND			
Y15 [	25	40	A15			
Y16 [	26	39	A16			
V <sub>DDQ</sub> [	27	38	V <sub>CC</sub>			
Y17 [	28	37	] A17			
Y18 [	29	36	] A18			
GND [	30	35	] GND			
Y19 ]	31	34	] A19			
Y20 [	32	33	A20			



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated


## SN74SSTL16837 20-BIT SSTL\_3 INTERFACE UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCBS675F - SEPTEMBER 1996 - REVISED MAY 1998

FUNCTION TABLE							
	INPUTS						
OE	LE	CLK	Α	Y			
L	Н	Х	Н	Н			
L	Н	Х	L	L			
L	L	$\uparrow$	Н	н			
L	L	$\uparrow$	L	L			
L	L	Н	Х	Y0 <sup>†</sup>			
L	L	L	Х	Y0 <sup>†</sup> Y0 <sup>‡</sup> Z			
Н	Х	Х	Х	Z			

 Output level before the indicated steady-state input conditions were established, provided that CLK was high before LE went low
Output level before the indicated steady-state input conditions were established

## logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, $V_{CC}$ or $V_{DDQ}$ Input voltage range, $V_I$ (see Note 1) Output voltage range, $V_O$ (see Notes 1 and 2) Input clamp current, $I_{IK}$ ( $V_I < 0$ ) Output clamp current, $I_{OK}$ ( $V_O < 0$ ) Continuous output current, $I_O$ ( $V_O = 0$ to $V_{DDQ}$ ) Continuous current through each $V_{CC}$ , $V_{DDQ}$ , or GND Package thermal impedance, $\theta_{IA}$ (see Note 3)	-0.5 V to V <sub>CC</sub> + 0.5 V -0.5 V to V <sub>DDQ</sub> + 0.5 V -50 mA -50 mA ±50 mA ±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3)	

§ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{DDQ}$ .

3. The package thermal impedance is calculated in accordance with JESD 51.



# SN74SSTL16837 20-BIT SSTL\_3 INTERFACE UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCBS675F - SEPTEMBER 1996 - REVISED MAY 1998

### recommended operating conditions (see Note 4)

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		V <sub>DDQ</sub>		3.6	V
VDDQ	Output supply voltage		3		3.6	V
VREF	Reference voltage (V <sub>REF</sub> = $0.45 \times V_{DDQ}$ )		1.3	1.5	1.7	V
VTT	Termination voltage		V <sub>REF</sub> -50mV	VREF	V <sub>REF</sub> +50mV	V
VI	Input voltage		0		V <sub>CC</sub>	V
VIH	AC high-level input voltage	All inputs	VREF+400mV			V
VIL	AC low-level input voltage	All inputs			V <sub>REF</sub> -400mV	V
VIH	DC high-level input voltage	All inputs	V <sub>REF</sub> +200mV			V
VIL	DC low-level input voltage	All inputs			V <sub>REF</sub> -200mV	V
ЮН	High-level output current				-20	mA
IOL	Low-level output current				20	ША
ТА	Operating free-air temperature		0		70	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST C	ONDITIONS	Vcc	MIN	TYP†	MAX	UNIT	
VIK		I <sub>I</sub> = -18 mA		3 V			-1.2	V	
		I <sub>OH</sub> = −100 μA		3 V to 3.6 V	V <sub>CC</sub> –0.	2			
Vон		I <sub>OH</sub> = -16 mA		3 V	2.2			V	
		I <sub>OH</sub> = -20 mA		3 V	2.1				
		I <sub>OL</sub> = 100 μA		3 V to 3.6 V			0.2		
VOL		I <sub>OL</sub> = 16 mA		3 V			0.5	V	
		I <sub>OL</sub> = 20 mA		3 V			0.55		
	LE	V <sub>I</sub> = 2.1 V or 0.9 V		3.6 V			±40	μΑ	
		V <sub>I</sub> = 3.6 V or 0	V <sub>REF</sub> = 1.3 V or 1.7 V				±1.2	mA	
	Data inputs, OE	VI = 2.1 V or 0.9 V	V <sub>REF</sub> = 1.3 V or 1.7 V	3.6 V			±5		
Ц		VI = 3.6 V or 0					±5	μA	
	CLK	VI = 2.1 V or 0.9 V		V 3.6 V			±150		
		V <sub>I</sub> = 3.6 V or 0	V <sub>REF</sub> = 1.3 V or 1.7 V				±4	mA	
	V <sub>REF</sub>	V <sub>REF</sub> = 1.3 V or 1.7 V		3.6 V			±150	μΑ	
1		V <sub>O</sub> = 0.9 V or 2.1 V		3.6 V	±10				
loz		V <sub>O</sub> = 0 or 3.6 V		3.0 V	±10			μA	
Icc		VI = 2.1 V or 0.9 V		3.6 V			90	mA	
		V <sub>I</sub> = 3.6 V or 0	IO = 0	3.0 V			90	ША	
<u>C</u> .	Control inputs	V <sub>I</sub> = 2.1 V or 0.9 V				2.5		рЕ	
Ci	A port			3.3 V		2		рF	
Co	Y port	V <sub>O</sub> = 2.1 V or 0.9 V		3.3 V		3		pF	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.



## SN74SSTL16837 20-BIT SSTL\_3 INTERFACE UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCBS675F - SEPTEMBER 1996 - REVISED MAY 1998

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
fclock	Clock frequency				200	MHz
	Pulse duration	LE high		2.5		ns
tw	Pulse duration	CLK high or low		2.5		
	Setup time	A before CLK1	LE low	1.5		
t <sub>su</sub>		A before LE↓	CLK high	1.5		ns
		A Delote LEV	CLK low	2		
4.	Hold time	A after CLK↑	LE low	1		
th		A after LE $\downarrow$		1		ns

# switching characteristics over recommended operating free-air temperature range, Class I, $V_{REF} = V_{TT} = V_{DDQ} \times 0.45$ and $C_L = 10 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	V <sub>CC</sub> = ± 0.3	UNIT	
		(001F01)	MIN	MAX	
fmax			200		MHz
	A		1.1	4	
<sup>t</sup> pd	LE	Y	1.5	4.1	ns
	CLK		1	3	
t <sub>en</sub>	OE	Y	1.8	5.5	ns
<sup>t</sup> dis	OE	Y	1.8	6	ns


### switching characteristics over recommended operating free-air temperature range, Class II, $V_{REF} = V_{TT} = V_{DDQ} \times 0.45$ and $C_L = 30 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO (INPUT) (OUTPUT)		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX		
f <sub>max</sub>			200		MHz
	A		1.1	4.2	
<sup>t</sup> pd	LE	Y	1.5	4.3	ns
	CLK		1	3.2	
t <sub>en</sub>	OE	Y	1.8	5.5	ns
<sup>t</sup> dis	ŌE	Y	1.8	6	ns



## SN74SSTL16837 20-BIT SSTL\_3 INTERFACE UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCBS675F - SEPTEMBER 1996 - REVISED MAY 1998



PARAMETER MEASUREMENT INFORMATION

- $^{\dagger}$  V<sub>REF</sub> = 0.45 V<sub>DDQ</sub>
- <sup>‡</sup>V<sub>IH</sub> = V<sub>REF</sub>+400mV (AC voltage levels)
- \$ VIL = VREF-400mV (AC voltage levels)
- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  1.25 ns/V, t<sub>f</sub>  $\leq$  1.25 ns/V.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $V_{TT} = V_{REF} = V_{DDQ} \times 0.45$
  - F. tPLZ and tPHZ are the same as tdis.
  - G.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - H.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated