

- Phase-Lock Loop Clock Driver for Double Data-Rate Synchronous DRAM Applications
- Spread Spectrum Clock Compatible
- Operating Frequency: 60 to 170 MHz
- Low Jitter (cyc–cyc):  $\pm 75$  ps
- Distributes One Differential Clock Input to Ten Differential Outputs
- Three-State Outputs When the Input Differential Clocks Are  $<20$  MHz
- Operates From Dual 2.5-V and 3.3-V Supplies
- 48-Pin TSSOP Package
- Consumes  $< TBD$ - $\mu$ A Quiescent Current
- External Feedback PIN (FBIN,  $\overline{\text{FBIN}}$ ) Are Used to Synchronize the Outputs to the Input Clocks


**description**

The CDCV857 is a high-performance, low-skew, low-jitter zero delay buffer that distributes a differential clock input pair (CLK,  $\overline{\text{CLK}}$ ) to ten differential pairs of clock outputs (Y[0:9],  $\overline{\text{Y}}[0:9]$ ) and one differential pair feedback clock output (FBOU,  $\overline{\text{FBOU}}$ ). The clock outputs are controlled by the clock inputs (CLK,  $\overline{\text{CLK}}$ ), the feedback clocks (FBIN,  $\overline{\text{FBIN}}$ ), and the analog power input (AV<sub>DD</sub>). All outputs can be enabled or disabled via a single output enable input. When  $\overline{\text{PWRDWN}}$  is high, the outputs switch in phase and frequency with CLK; when  $\overline{\text{PWRDWN}}$  is low, the outputs are disabled to high impedance state (3-state). When AV<sub>DD</sub> is strapped low, the PLL is turned off and bypassed for test purposes.

The output pairs are put into a 3-state condition, the PLL is shut down, and the device will enter a low power mode when the input frequency falls below a suggested detection frequency that is below 20 MHz (typ 10 MHz). An input frequency detection circuit detects the low frequency condition and puts the output clock pairs into a high-impedance state. The CDCV857 is also able to track spread spectrum clocking for reduced EMI.

Since the CDCV857 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. This stabilization time is required following power up. The CDCV857 is characterized for operation from 0°C to 85°C.

**DGG PACKAGE**  
**(TOP VIEW)**



**PRODUCT PREVIEW**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




# CDCV857 2.5-V PHASE LOCK LOOP CLOCK DRIVER

SCAS645 – AUGUST 2000

**FUNCTION TABLE**  
(Select Functions)

INPUTS				OUTPUTS				PLL
AVDD	PWRDWN	CLK	CLK	Y[0:9]	Y[0:9]	FBOUT	FBOUT	
GND	H	L	H	L	H	L	H	Bypassed/Off
GND	H	H	L	H	L	H	L	Bypassed/Off
X	L	L	H	Z	Z	Z	Z	Off
X	L	H	L	Z	Z	Z	Z	Off
2.5 V (nom)	H	L	H	L	H	L	H	On
2.5 V (nom)	H	H	L	H	L	H	L	On
2.5 V (nom)	X	<20 MHz	<20 MHz	Z	Z	Z	Z	Off

## functional block diagram



PRODUCT PREVIEW



### Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
AGND	17		Ground for 2.5-V analog supply
AVDD	16		2.5-V Analog supply
CLK, $\overline{\text{CLK}}$	13, 14	I	Differential clock input
$\overline{\text{FBIN}}$ , FBIN	35, 36	I	Feedback differential clock input
FBOU $\overline{\text{T}}$ , $\overline{\text{FBOU}}$	32, 33	O	Feedback differential clock output
GND	1, 7, 8, 18, 24, 25, 31, 41, 42, 48		Ground
$\overline{\text{PWRDWN}}$	37	I	Output enable for Y and $\overline{\text{Y}}$
VDDQ	4, 11, 12, 15, 21, 28, 34, 38, 45		2.5-V Supply
Y[0:9]	3, 5, 10, 20, 22, 27, 29, 39, 44, 46	O	Buffered output copies of input clock, CLK
$\overline{\text{Y}}$ [0:9]	2, 6, 9, 19, 23, 26, 30, 40, 43, 47	O	Buffered output copies of input clock, $\overline{\text{CLK}}$

#### absolute maximum ratings over operating free-air temperature (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>DDQ</sub> , AV <sub>DD</sub>	0.5 V to 3.6 V
Input voltage range, V <sub>I</sub> (see Notes 1 and 2)	-0.5 V to V <sub>DDQ</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	-0.5 V to V <sub>DDQ</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>DDQ</sub> )	±50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DDQ</sub> )	±50 mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>DDQ</sub> )	±50 mA
Continuous current to GND or V <sub>DDQ</sub>	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package	89°C/W
Storage temperature range T <sub>stg</sub>	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This value is limited to 3.6 V maximum.
  3. The package thermal impedance is calculated in accordance with JESD 51.

# CDCV857

## 2.5-V PHASE LOCK LOOP CLOCK DRIVER

SCAS645 – AUGUST 2000

### recommended operating conditions (see Note 4)

		MIN	TYP	MAX	UNIT
Supply voltage, $V_{DDQ}$ , $AV_{DD}$		2.3		2.7	V
Low level input voltage, $V_{IL}$	CLK, $\overline{\text{CLK}}$ , FBIN, $\overline{\text{FBIN}}$	$V_{DDQ}/2 - 0.18$			V
	PWRDWN	-0.3		0.7	
High level input voltage, $V_{IH}$	CLK, $\overline{\text{CLK}}$ , FBIN, $\overline{\text{FBIN}}$	$V_{DDQ}/2 + 0.18$			V
	PWRDWN	1.7		$V_{DDQ} + 0.3$	
DC input signal voltage (see Note 5)		-0.3		$V_{DDQ}$	V
Differential input signal voltage, $V_{ID}$ (see Note 6)	DC CLK, FBIN	0.36		$V_{DDQ} + 0.6$	V
	AC CLK, FBIN	0.7		$V_{DDQ} + 0.6$	
Output differential cross-voltage, $V_{OX}$ (see Note 7)		$V_{DDQ}/2 - 0.2$	$V_{DDQ}/2$	$V_{DDQ}/2 + 0.2$	V
Input differential pair cross-voltage, $V_{IX}$ (see Note 7)		$V_{DDQ}/2 - 0.2$		$V_{DDQ}/2 + 0.2$	V
High-level output current, $I_{OH}$				-12	mA
Low-level output current, $I_{OL}$				12	mA
Input slew rate, SR		1		4	V/ns
Operating free-air temperature, $T_A$		0		85	°C

- NOTES: 4. Unused inputs must be held high or low to prevent them from floating.  
 5. DC input signal voltage specifies the allowable dc execution of differential input.  
 6. Differential input signal voltages specify the differential voltage  $|V_{TR} - V_{CP}|$  required for switching, where  $V_{TR}$  is the true input level and  $V_{CP}$  is the complementary input level (see Figure 3).  
 7. Differential cross-point voltage is expected to track variations of  $V_{CC}$  and is the voltage at which the differential signals must be crossing.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
$V_{IK}$	Input voltage	All inputs	$V_{DDQ} = 2.3 \text{ V}$ , $I_I = -18 \text{ mA}$			-1.2	V
$V_{OH}$	High-level output voltage	$V_{DDQ} = \text{min to max}$ , $I_{OH} = -1 \text{ mA}$		$V_{DDQ} - 0.1$			V
		$V_{DDQ} = 2.3 \text{ V}$ , $I_{OH} = -12 \text{ mA}$	1.7				
$V_{OL}$	Low-level output voltage	$V_{DDQ} = \text{min to max}$ , $I_{OL} = 1 \text{ mA}$				0.1	V
		$V_{DDQ} = 2.3 \text{ V}$ , $I_{OL} = 12 \text{ mA}$			0.6		
$I_{OH}$	High-level output current	$V_{DDQ} = 2.3 \text{ V}$ , $V_O = 1 \text{ V}$		-18	-32		mA
$I_{OL}$	Low-level output current	$V_{DDQ} = 2.3 \text{ V}$ , $V_O = 1.2 \text{ V}$		26	35		mA
$V_O$	Output voltage swing	For load condition see Figure 3		1.1		$V_{DDQ} - 0.4$	V
$I_I$	Input current	CLK, FBIN	$V_{DDQ} = 2.7 \text{ V}$ , $V_I = 0 \text{ V to } 2.7 \text{ V}$			$\pm 10$	$\mu\text{A}$
$I_{OZ}$	High-impedance-state output current	$V_{DDQ} = 2.7 \text{ V}$ , $V_O = V_{DDQ} \text{ or } \text{GND}$				$\pm 10$	$\mu\text{A}$
$I_{DDPD}$	Power down current on $V_{DDQ} + AV_{DD}$	CLK at 0 MHz; $\Sigma$ of $I_{DD}$ and $AI_{DD}$				TBD	$\mu\text{A}$
$I_{DD}$	Dynamic current on $V_{DDQ}$	$V_{CC} = 2.7 \text{ V}$ , $f_O = 167 \text{ MHz}$ All outputs switching 14 pF in 60 $\Omega$ environment, See Figure 3				TBD	mA
$I(AV_{DD})$	Supply current on $AV_{DD}$	$AV_{CC} = 2.7 \text{ V}$ , $f_O = 167 \text{ MHz}$			9	12	mA
$C_I$	Input capacitance	$V_{CC} = 2.5 \text{ V}$ $V_I = V_{CC} \text{ or } \text{GND}$			2		pF
$C_O$	Output capacitance	$V_{CC} = 2.5 \text{ V}$ $V_O = V_{CC} \text{ or } \text{GND}$			3		pF

† All typical values are at respective nominal  $V_{DDQ}$ .

‡ The value of  $V_{OC}$  is expected to be  $|V_{TR} + V_{CP}|/2$ . In case of each clock directly terminated by a 120- $\Omega$  resistor, where  $V_{TR}$  is the true input signal voltage and  $V_{CP}$  is the complementary input signal voltage (see Figure 3).

PRODUCT PREVIEW



**timing requirements over recommended ranges of supply voltage and operating free-air temperature**

	MIN	MAX	UNIT
Clock frequency	60	170	MHz
Input clock duty cycle	40%	60%	
Stabilization time† (PLL mode)		0.1	ms
Stabilization time† (Bypass mode)		30	ms

† Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.

**switching characteristics**

PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
t <sub>PLH</sub> §	Low to high level propagation delay time, see Figure 2		3.5		ns
t <sub>PHL</sub> §	High-to low level propagation delay time, see Figure 2		3.5		ns
t <sub>en</sub>	Output enable time		3		ns
t <sub>dis</sub>	Output disable time		3		ns
t <sub>jit(per)</sub>	Jitter (period), see Figure 6	66 MHz			ps
		100/133/167 MHz	-75	75	ps
t <sub>jit(cc)</sub>	Jitter (cycle-to-cycle), see Figure 3	66 MHz			ps
		100/133/167 MHz	-75	75	ps
t <sub>jit_hper)</sub>	Half-period jitter, see Figure 7			100	ps
t <sub>(sir_i)</sub>	Input clock slew rate, see Figure 8		1	4	V/ns
t <sub>(sl_o)</sub>	Output clock slew rate, see Figures 1 and 8		1	2	V/ns
t <sub>(phase)</sub>	Phase error, see Figure 4		-100	100	ps
t <sub>(skew_o)</sub> ¶	Output skew, see Figure 5			100	ps
t <sub>(skew_p)</sub> ¶	Pulse skew			100	ps
Duty cycle#		66 MHz to 100 MHz	49.5%	50.5%	
		101 MHz to 167 MHz	49%	51%	
t <sub>r</sub> , t <sub>f</sub>	Output rise and fall times (20% – 80%)				ps

‡ All typical values are at respective nominal V<sub>DDQ</sub>.

§ Refers to transition of noninverting output.

¶ All differential output pins are terminated with 120 Ω / 14 pF

# While the pulse skew is almost constant over frequency, the duty cycle error increases at higher frequencies. This is due to the formula: duty cycle = t<sub>WH</sub>/t<sub>C</sub>, where the cycle time (t<sub>C</sub>) decreases as the frequency goes up.

PRODUCT PREVIEW

# CDCV857 2.5-V PHASE LOCK LOOP CLOCK DRIVER

SCAS645 – AUGUST 2000

## PARAMETER MEASUREMENT INFORMATION





Figure 1. IBIS Model Output Load



NOTE:  $V_{(TT)} = \text{GND}$

Figure 2. Output Load Test Circuit





Figure 3. Cycle-to-Cycle Jitter

PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION



$$t(\phi) = \frac{\sum_{n=1}^{n=N} t(\phi)_n}{N}$$

(N is a large number of samples)

Figure 4. Static Phase Offset




Figure 5. Output Skew





Figure 6. Period Jitter

PARAMETER MEASUREMENT INFORMATION



$$t_{(jit\_hper)} = t_{(hper\_n)} - \frac{1}{2xf_o}$$

Figure 7. Half-Period Jitter




Figure 8. Input and Output Slew Rates

PRODUCT PREVIEW

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.