SCAS299A - JANUARY 1993 - REVISED JULY 1995

- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

#### V<sub>CC</sub> LEBA OEBA 🛮 2 23 CEBA A1 🛮 3 22 **∏** B1 A2 🛮 4 21 | B2 A3 🛮 5 20 **∏** B3 А4 Г 19 **[ B**4 A5 🛮 7 18 🛮 B5 A6 **∏** 8 17 **∏** B6

16 II B7

15 **∏** B8

14 🛮 LEAB

13 OEAB

A7 l

CEAB 11

GND [

A8 ∏ 10

DB, DW, OR PW PACKAGE (TOP VIEW)

## description

This octal registered transceiver is designed for 2.7-V to 3.6-V V<sub>CC</sub> operation.

The SN74LVC543 contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB places the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow for B to A is similar to that of A to B but uses CEBA, LEBA, and OEBA.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC543 is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE**<sup>†</sup>

	INPL		OUTPUT	
CEAB	LEAB	OEAB	Α	В
Н	Х	Х	Χ	Z
X	Χ	Н	Χ	Z
L	Н	L	Χ	в <sub>0</sub> ‡
L	L	L	L	L
L	L	L	Н	Н

<sup>†</sup> A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




<sup>‡</sup> Output level before the indicated steady-state input conditions were established

## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)





SCAS299A - JANUARY 1993 - REVISED JULY 1995

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> –0.5 V to	4.6 V
Input voltage range, V <sub>I</sub> : Except I/O ports (see Note 1)	6.5 V
I/O ports (see Notes 1 and 2)0.5 V to V <sub>CC</sub> +	0.5 V
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	50 mA
Continuous current through V <sub>CC</sub> or GND ±10	)0 mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 3): DB package	.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range, T <sub>stq</sub> –65°C to 1	150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

## recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	V
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V
VIL	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V
\/.	Control inputs		0	5.5	V
VI	Input voltage	Data inputs	0	VCC	V
Vo	Output voltage		0	VCC	V
lau	$V_{CC} = 2.7 \text{ V}$		-12	m ^	
IОН	High-level output current	V <sub>CC</sub> = 3 V		-24	mA
	Low level output ourront	V <sub>CC</sub> = 2.7 V		12	mA
lOL	Low-level output current VCC = 3 V			24	IIIA
Δt/Δν	Input transition rise or fall rate		0	10	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



<sup>3.</sup> The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

# **SN74LVC543** OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS299A - JANUARY 1993 - REVISED JULY 1995

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST C	ONDITIONS	v <sub>CC</sub> †	MIN	TYP‡	MAX	UNIT
		I <sub>OH</sub> = -100 μA		MIN to MAX	V <sub>CC</sub> −0.2	2		
\/-··		10 m/s		2.7 V	2.2			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
VOH		I <sub>OH</sub> = – 12 mA		3 V	2.4			V
		$I_{OH} = -24 \text{ mA}$		3 V	2.2			
		I <sub>OL</sub> = 100 μA		MIN to MAX			0.2	
VOL		I <sub>OL</sub> = 12 mA		2.7 V			0.4	V
		I <sub>OL</sub> = 24 mA		3 V			0.55	
II		V <sub>I</sub> = 5.5 V or GND		3.6 V			±5	μΑ
loz§		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
Icc		$V_I = V_{CC}$ or GND,	I <sub>O</sub> = 0	3.6 V			20	μΑ
Δlcc	_	One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			500	μΑ
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		4.6		pF
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		7.2		pF

<sup>&</sup>lt;sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

### timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
t <sub>W</sub>	Pulse duration	4		4		ns
t <sub>su</sub>	Setup time, data before LE↑ or CE↑	1.5		1.5		ns
th	Hold time, data after LE↑ or CE↑	2.5		2.5		ns

### switching characteristics over recommended operating free-air temperature range, C<sub>I</sub> = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT
	(INFOT)	(0011-01)	MIN	MAX	MIN	MAX	
	A or B	B or A	1.5	8		9	ns
<sup>t</sup> pd	LE		1.5	9.5		10.5	
	ŌĒ	A or B	1.5	8.5		9.5	
t <sub>en</sub>	CE		1.5	9		10	ns
<sup>t</sup> dis	ŌĒ	4 5	1.5	8.5		9.5	
	CE	A or B	1.5	9		10	ns




 $<sup>\</sup>ddagger$  All typical values are at VCC = 3.3 V, TA = 25°C. \$ For I/O ports, the parameter IOZ includes the input leakage current.

## operating characteristics, V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C

PARAMETER		TEST COI	TYP	UNIT	
C <sub>pd</sub> Power dissipation capacitance per transceiver	Outputs enabled	C 50 pF	EO DE		nE
	Outputs disabled	$C_L = 50 \text{ pF},$	$C_L = 50 \text{ pr},$	f = 10 MHz	4.6

### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated