SN74LVC374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS296B - JANUARY 1993 - REVISED NOVEMBER 1994

- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB. DW. OR PW PACKAGE (TOP VIEW) 20 VCC OF 1Q [2 19 8Q 1D [] 3 18 8D 2D [] 17 🛮 7D 2Q 16 7Q 3Q [15 6Q 3D [14 🛮 6D 13 5D 4D 8 9 12 5Q 4Q **GND** 11 CLK

description

This octal edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V $V_{\rm CC}$ operation.

The SN74LVC374 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components. \overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LVC374 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each flip-flop)

| | INPUTS | ОИТРИТ | |
|----|------------|--------|----------------|
| OE | CLK | D | Q |
| L | 1 | Н | Н |
| L | \uparrow | L | L |
| L | H or L | Χ | Q ₀ |
| Н | X | Χ | Z |


EPIC is a trademark of Texas Instruments Incorporated.

SCAS296B - JANUARY 1993 - REVISED NOVEMBER 1994

logic symbol†

ΕN 11 CLK > C1 1D 1D 1Q 4 5 2D 2Q 6 3D 3Q 8 9 4D 4Q 13 12 5D 14 15 6Q 6D 17 16 7Q 7D 18 19 8Q 8D

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

| Supply voltage range, V _{CC} | 0.5 V to 4.6 V |
|---|--|
| Input voltage range, V ₁ | 0.5 V to 4.6 V |
| Output voltage range, V _O (see Note 1) | $-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$ |
| Input clamp current, $I_{IK}(V_I < 0)$ | –50 mA |
| Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) | ±50 mA |
| Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$ | ±50 mA |
| Continuous current through V _{CC} or GND | ±100 mA |
| Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DB packa | ge 0.6 W |
| DW packa | age 1.6 W |
| PW packa | age 0.7 W |
| Operating free-air temperature range, T _A | –40°C to 85°C |
| Storage temperature range | 65°C to 150°C |

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. This value is limited to 4.6 V maximum.
 - 2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

recommended operating conditions (see Note 3)

| | | | MIN | MAX | UNIT |
|---|--|-----------------------|-----|-----|------|
| Vcc | Supply voltage | | 2.7 | 3.6 | V |
| VIH | High-level input voltage V _{CC} = 2.7 V to | 3.6 V | 2 | | V |
| V _{IL} | Low-level input voltage $V_{CC} = 2.7 \text{ V to}$ | 3.6 V | | 0.8 | V |
| V _I Input voltage | | | 0 | VCC | V |
| Vo | V _O Output voltage | | 0 | VCC | V |
| la | High-level output current | | | -12 | mA |
| ЮН | V _{CC} = 3 V | V _{CC} = 3 V | | -24 | IIIA |
| la. | Low-level output current | | | 12 | mA |
| IOL | V _{CC} = 3 V | | | 24 | IIIA |
| Δt/Δν | $\Delta t/\Delta v$ Input transition rise or fall rate | | 0 | 10 | ns/V |
| T _A Operating free-air temperature | | | -40 | 85 | °C |

NOTE 3: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDI | TIONS | v + | | $T_{A} = -40^{\circ} \text{C to } 85^{\circ} \text{C}$ | | UNIT |
|------------------|--|--------------------------------------|-------------------|---------------------|--|------|------|
| PARAMETER | TEST CONDITIONS | | v _{cc} † | MIN | TYP | MAX | ONIT |
| | I _{OH} = -100 μA | | MIN to MAX | V _{CC} −0. | 2 | | |
| \/a | 40. 4 | | 2.7 V | 2.2 | | | ., |
| VOH | I _{OH} = – 12 mA | | 3 V | 2.4 | | | V |
| | I _{OH} = - 24 mA | | 3 V | 2 | | | |
| | I _{OL} = 100 μA | | MIN to MAX | | | 0.2 | |
| V _{OL} | I _{OL} = 12 mA | | 2.7 V | | | 0.4 | V |
| | I _{OL} = 24 mA | | 3 V | | | 0.55 | |
| lį | $V_I = V_{CC}$ or GND | | 3.6 V | | | ±5 | μΑ |
| loz | $V_O = V_{CC}$ or GND | | 3.6 V | | | ±10 | μΑ |
| ICC | $V_I = V_{CC}$ or GND, |) = 0 | 3.6 V | | | 20 | μΑ |
| ΔI _{CC} | V _{CC} = 3 V to 3.6 V, Other inputs at V _{CC} or GND | ne input at V _{CC} – 0.6 V, | | | | 500 | μΑ |
| C _i | $V_I = V_{CC}$ or GND | | 3.3 V | | 5.5 | | pF |
| Co | $V_O = V_{CC}$ or GND | | 3.3 V | | 5.8 | | pF |

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 2.7 V | | UNIT | |
|-----------------|---------------------------------|------------------------------------|-----|-------------------------|-----|------|--|
| | | MIN | MAX | MIN | MAX | | |
| fclock | Clock frequency | 0 | 100 | 0 | 80 | MHz | |
| t _W | Pulse duration, CLK high or low | 5 | | 5 | | ns | |
| t _{su} | Setup time, data before CLK↑ | 2 | | 2 | | ns | |
| t _h | Hold time, data after CLK↑ | 2 | · | 2 | | ns | |



SN74LVC374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS296B - JANUARY 1993 - REVISED NOVEMBER 1994


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER FROM | | то | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ | | | VCC = | UNIT | |
|------------------|---------|----------|--|-----|-----|-------|------|------|
| PARAMETER | (INPUT) | (OUTPUT) | MIN | TYP | MAX | MIN | MAX | ONIT |
| f _{max} | | | 100 | 150 | | 80 | | MHz |
| t _{pd} | CLK | Q | 1.5 | 4.9 | 8.5 | 1.5 | 9.5 | ns |
| t _{en} | ŌĒ | Q | 1.5 | 4.1 | 8.5 | 1.5 | 9.5 | ns |
| t _{dis} | ŌĒ | Q | 1.5 | 4.2 | 7.5 | 1.5 | 8.5 | ns |

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

| PARAMETER | | TEST CO | TYP | UNIT | | |
|---------------------------|-------------------------------|------------------|------------------------|------------|----|----|
| O Bernardianianianianiani | | Outputs enabled | 0 50.5 (40.44) | 18 | pF | |
| Cpd | Power dissipation capacitance | Outputs disabled | $C_L = 50 \text{ pF},$ | f = 10 MHz | 9 | рг |


PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
|-----------|------|
| tPLH/tPHL | Open |
| tPLZ/tPZL | 6 V |
| tPHZ/tPZH | GND |

LOW- AND HIGH-LEVEL ENABLING

LOAD CIRCUIT FOR OUTPUTS



INVERTING AND NONINVERTING OUTPUTS

NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated