

ECLIPS Plus™

Product Preview
JK Flip Flop

- 300ps Propagation Delay
- 3.5 GHz Toggle Frequency
- High Bandwidth Output Transistors
- PECL mode: 3.0V to 5.5V V_{CC} with V_{EE} = 0V
- ECL mode: 0V V_{CC} with V_{EE} = -3.0V to -5.5V
- 75kΩ Internal Input Pulldown Resistors
- Q Output will default LOW with inputs open or at V_{EE}
- ESD Protection: >4KV HBM, >200V MM
- Moisture Sensitivity Level 1, Indefinite Time Out of Drypack
- Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 77 devices

The MC10EP35 is a higher speed/low voltage version of the EL35 JK flip flop. The J/K data enters the master portion of the flip flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The reset pin is asynchronous and is activated with a logic HIGH.

MC10EP35



SO-8, D SUFFIX
8-LEAD PLASTIC SOIC PACKAGE
CASE 751

ORDERING INFORMATION

MC10EP35D SOIC

TRUTH TABLE

J	K	RESET	CLK	Q _{n+1}
L	L	L	Z	Q _n
L	H	L	Z	L
H	L	L	Z	H
H	H	L	Z	$\overline{Q_n}$
X	X	H	X	L

Z = LOW to HIGH Transition

PIN DESCRIPTION

PIN	FUNCTION
CLK	ECL Clock Inputs
J, K	ECL Signal Inputs
RESET	ECL Asynch Reset
Q, \overline{Q}	ECL Data Outputs

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.




Figure 1. 8-Lead Pinout (Top View) and Logic Diagram

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{EE}	Power Supply (V _{CC} = 0V)	-6.0 to 0	VDC
V _{CC}	Power Supply (V _{EE} = 0V)	6.0 to 0	VDC
V _I	Input Voltage (V _{CC} = 0V, V _I not more negative than V _{EE})	-6.0 to 0	VDC
V _I	Input Voltage (V _{EE} = 0V, V _I not more positive than V _{CC})	6.0 to 0	VDC
I _{out}	Output Current	50 100	mA
	Continuous		
	Surge		
T _A	Operating Temperature Range	-40 to +85	°C
T _{stg}	Storage Temperature	-65 to +150	°C
θ _{JA}	Thermal Resistance (Junction-to-Ambient)	190 130	°C/W
	Still Air		
	500lfpm		
θ _{JC}	Thermal Resistance (Junction-to-Case)	41 to 44 ± 5%	°C/W
T _{sol}	Solder Temperature (<2 to 3 Seconds: 245°C desired)	265	°C

* Maximum Ratings are those values beyond which damage to the device may occur.

DC CHARACTERISTICS, ECL/LVECL ($V_{CC} = 0V$; $V_{EE} = -5.5V$ to $-3.0V$) (Note 3.)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
IEE	Power Supply Current (Note 1.)	TBD	TBD	TBD	TBD	37	TBD	TBD	TBD	TBD	mA
VOH	Output HIGH Voltage (Note 2.)	-1135	-1060	-885	-1070	-945	-820	-1010	-885	-760	mV
VOL	Output LOW Voltage (Note 2.)	-1935	-1810	-1685	-1870	-1745	-1620	-1810	-1685	-1560	mV
VIH	Input HIGH Voltage Single Ended	-1210		-885	-1145		-820	-1085		-760	mV
VIL	Input LOW Voltage Single Ended	-1935		-1610	-1870		-1545	-1810		-1485	mV
I _{IH}	Input HIGH Current			150			150			150	μA
I _{IL}	Input LOW Current	0.5			0.5			0.5			μA

NOTE: 10EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

1. $V_{CC} = 0V$, $V_{EE} = V_{EEmin}$ to V_{EEmax} , all other pins floating.
2. All loading with 50 ohms to $V_{CC}-2.0$ volts.
3. Input and output parameters vary 1:1 with V_{CC} .

DC CHARACTERISTICS, LVPECL ($V_{CC} = 3.3V \pm 0.3V$, $V_{EE} = 0V$) (Note 6.)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
IEE	Power Supply Current (Note 4.)	TBD	TBD	TBD	TBD	37	TBD	TBD	TBD	TBD	mA
VOH	Output HIGH Voltage (Note 5.)	2165	2240	2415	2230	2355	2480	2290	2415	2540	mV
VOL	Output LOW Voltage (Note 5.)	1365	1490	1615	1430	1555	1680	1490	1615	1740	mV
VIH	Input HIGH Voltage Single Ended	2090		2415	2155		2480	2215		2540	mV
VIL	Input LOW Voltage Single Ended	1365		1690	1430		1755	1490		1815	mV
I _{IH}	Input HIGH Current			150			150			150	μA
I _{IL}	Input LOW Current	0.5			0.5			0.5			μA

NOTE: 10EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

4. $V_{CC} = 3.3V$, $V_{EE} = 0V$, all other pins floating.
5. All loading with 50 ohms to $V_{CC}-2.0$ volts.
6. Input and output parameters vary 1:1 with V_{CC} .

ECLinPS Plus™ MC10EP35

DC CHARACTERISTICS, PECL ($V_{CC} = 5.0V \pm 0.5V$, $V_{EE} = 0V$) (Note 9.)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
IEE	Power Supply Current (Note 7.)	TBD	TBD	TBD	TBD	37	TBD	TBD	TBD	TBD	mA
VOH	Output HIGH Voltage (Note 8.)	3865	3940	4115	3930	4055	4180	3990	4115	4240	mV
VOL	Output LOW Voltage (Note 8.)	3065	3190	3315	3130	3255	3380	3190	3315	3440	mV
VIH	Input HIGH Voltage Single Ended	3790		4115	3855		4180	3915		4240	mV
VIL	Input LOW Voltage Single Ended	3065		3390	3130		3455	3190		3515	mV
I _{IH}	Input HIGH Current			150			150			150	μA
I _{IL}	Input LOW Current	0.5			0.5			0.5			μA

NOTE: 10EP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

The circuit is in a test socket or mounted on a printed circuit board and transverse airflow greater than 500lfpm is maintained.

7. $V_{CC} = 5.0V$, $V_{EE} = 0V$, all other pins floating.

8. All loading with 50 ohms to $V_{CC} - 2.0$ volts.

9. Input and output parameters vary 1:1 with V_{CC} .

AC CHARACTERISTICS ($V_{CC} = 0V$; $V_{EE} = -3.0V$ to $-5.5V$) or ($V_{CC} = 3.0V$ to $5.5V$; $V_{EE} = 0V$)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
f _{max}	Maximum Toggle Frequency (Note 10.)	TBD			TBD	>3.5		TBD			GHz
t _{PLH} , t _{PHL}	Propagation Delay to Output Differential CLK → Q, \bar{Q} R → Q, \bar{Q}		TBD TBD			310 300			TBD TBD		ps
t _{RR}	Set/Reset Recovery		TBD			TBD			TBD		ps
t _S t _H	Setup Time Hold Time		TBD TBD			TBD TBD			TBD TBD		ps
t _{SKEW}	Duty Cycle Skew (Note 11.) Skew Part-to-Part		TBD TBD			TBD TBD			TBD TBD		ps
t _{PW}	Minimum Pulse Width CLK, RESET		TBD			TBD			TBD		ps
t _{JITTER}	Cycle-to-Cycle Jitter		TBD			TBD			TBD		ps
t _r t _f	Output Rise/Fall Times (20% – 80%) Q, \bar{Q}		TBD			110			TBD		ps

10. F_{max} guaranteed for functionality only. V_{OL} and V_{OH} levels are guaranteed at DC only.

11. Skew is measured between outputs under identical transitions. Duty cycle skew is defined only for differential operation when the delays are measured from the cross point of the inputs to the cross point of the outputs.

